{"id":2230018,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230018/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-43-alistair.francis@wdc.com/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.1/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260429044752.4176397-43-alistair.francis@wdc.com>","date":"2026-04-29T04:47:43","name":"[PULL,42/51] target/riscv: Generate access fault if sc comparison fails","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"08880561d47e361c0a5e21fc961391f12bd4a407","submitter":{"id":64571,"url":"http://patchwork.ozlabs.org/api/1.1/people/64571/?format=json","name":"Alistair Francis","email":"alistair23@gmail.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-43-alistair.francis@wdc.com/mbox/","series":[{"id":501983,"url":"http://patchwork.ozlabs.org/api/1.1/series/501983/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=501983","date":"2026-04-29T04:47:05","name":"[PULL,01/51] hw/riscv/riscv-iommu: Use standard EN_PRI bit for PRI","version":1,"mbox":"http://patchwork.ozlabs.org/series/501983/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2230018/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2230018/checks/","tags":{},"headers":{"Return-Path":"<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256\n header.s=20251104 header.b=r0lupXts;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g54kV0qB7z1yHv\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 29 Apr 2026 14:55:46 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wHwtv-0000ni-WB; Wed, 29 Apr 2026 00:51:56 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)\n id 1wHwtn-0000ai-03\n for qemu-devel@nongnu.org; Wed, 29 Apr 2026 00:51:48 -0400","from mail-pl1-x631.google.com ([2607:f8b0:4864:20::631])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)\n id 1wHwtj-00013J-2j\n for qemu-devel@nongnu.org; Wed, 29 Apr 2026 00:51:44 -0400","by mail-pl1-x631.google.com with SMTP id\n d9443c01a7336-2b7adb38d65so58114575ad.2\n for <qemu-devel@nongnu.org>; Tue, 28 Apr 2026 21:51:42 -0700 (PDT)","from toolbx.alistair23.me ([2403:581e:fdf9:0:6209:4521:6813:45b7])\n by smtp.gmail.com with ESMTPSA id\n d9443c01a7336-2b988772ae8sm7756145ad.7.2026.04.28.21.51.37\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Tue, 28 Apr 2026 21:51:41 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=gmail.com; s=20251104; t=1777438302; x=1778043102; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=t12dkHELQlr7kmEBDjQiQOrmEP65Un9QTjXYostGZcQ=;\n b=r0lupXtsK94Q0fM9XsfSoKidk60KqJoWYUxPnK5UPQjgDjE+NcR8tp2iHPZB9WYbbW\n WuUcobr+w/2bDKO9DNa4yGGN9F1B/mfTEdoeGqy1f5OzxrLGjlXif29YFxlMctbxT8mQ\n +sv5PkWNM0cq45pveGuuTILrbbNq1hBaQ0/EEmuLGG4UM1bU+/brVo/ldPK6MxokxQlo\n j0t+EBA+eyuIA7cHD9DZrRilc5qS4+Su7G86CLATSwt9D0YGx2xKKPx6ZE08/ROVxfZh\n tvfp7YYVkKk9ChlsbuOZl/INsPE6a81bI90f3CPDeuUIQuYB0pGuAHMgRiDS+I8zX45g\n PWPQ==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1777438302; x=1778043102;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=t12dkHELQlr7kmEBDjQiQOrmEP65Un9QTjXYostGZcQ=;\n b=NkP/V3ELxy5lQXqAYZYhDba7//PMCyKqex6mk4FpIEI6UUHfUoSbIs9pMKFmbedWjz\n VnaSwEwKIIrsUQWdxDz9G2YnPzTeHc7Sb1gWfYDKaYQP8xxIeR/vV4Waotp/qwCIkhRS\n ifPE2VbpI/DrHon8XmyFVg46m/I7nGTTE/tu7LV8qgNoSRRrsAWlGRxXN0PXgrHVFisc\n NrQoBhbd8yNdbJ76rCmnu2UCp/jdweqs4ytY2ox9jKEE02wkeWaIVGayT+0/EhcbZ1XP\n XuJQd1RYEWDy1booPk8jCVNVOUGK7nx+Quf9bTu7fRHwzq6AiKVbqSSAhMj6+GMwbxpu\n UELw==","X-Forwarded-Encrypted":"i=1;\n AFNElJ+CQ0OxoJ/lEYlhzx0uwqgBwhNPsSPtRlVsHPZcVFOoDFrKIWnGLpkwvEwSC797yAJdNCun3+Qd8GcI@nongnu.org","X-Gm-Message-State":"AOJu0YxuhFzgU0G8ovnbyVt1yp9c1J5G8LSOGIAuze10MJogS9tUmIxF\n WTXa7j+K8Tw/QGuv/YHoq/grZQY/DAElW1wI2hEyFGdkO+yBoRpWfOUQ","X-Gm-Gg":"AeBDiet+cUnwUcdYDMsDo3qToX6K4CchqsrGarbS+wDiTYAVD4ykUTUhgvH+6+nlgol\n ZyaNMyXPupCC3sNSNUJyqy+q3muTosUPfpNivlH3stGIFmCRZTdMT3sSpTv2qi16L9O2LdIk2df\n At4mfh10YjqjPcj1qIwVdKhYc5pkDQWHKbi6AypHrGmoesA+9J/vMxnW4ZiDiTal4v5BO8eotUs\n miSR9U4k5KjcBGrzVmO+aOStZeMqzPblDnqr58mro8TR4liZdSJBT8vhXMxoUg6nmxOQKqOgmnx\n lE4hnlNxtErMLkRvbSM3Dwm4nrUE6QlPd975qie9lEhVMn1cd6OXoK8mNgGFEP0HNk/uPTBRQIn\n hsP841PmzPG/VZH5MBJgAzm8niDAAXm7k9nhRq7NNQh2sbMeMiG9ymuvnu5uMOlOpPcU/fd4qqB\n Smr/lrJ9Q5Gw/L9JMS8DH9H5/vLZmbUB+ywiW3oSkiscTX6PZXmUje","X-Received":"by 2002:a17:903:1cd:b0:2b4:6529:7b9f with SMTP id\n d9443c01a7336-2b97c46d112mr58193335ad.26.1777438301763;\n Tue, 28 Apr 2026 21:51:41 -0700 (PDT)","From":"alistair23@gmail.com","X-Google-Original-From":"alistair.francis@wdc.com","To":"palmer@dabbelt.com, liwei1518@gmail.com, daniel.barboza@oss.qualcomm.com,\n zhiwei_liu@linux.alibaba.com, chao.liu.zevorn@gmail.com,\n qemu-riscv@nongnu.org, qemu-devel@nongnu.org","Cc":"alistair23@gmail.com, Alistair Francis <alistair.francis@wdc.com>,\n qemu-stable@nongnu.org","Subject":"[PULL 42/51] target/riscv: Generate access fault if sc comparison\n fails","Date":"Wed, 29 Apr 2026 14:47:43 +1000","Message-ID":"<20260429044752.4176397-43-alistair.francis@wdc.com>","X-Mailer":"git-send-email 2.53.0","In-Reply-To":"<20260429044752.4176397-1-alistair.francis@wdc.com>","References":"<20260429044752.4176397-1-alistair.francis@wdc.com>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2607:f8b0:4864:20::631;\n envelope-from=alistair23@gmail.com; helo=mail-pl1-x631.google.com","X-Spam_score_int":"-17","X-Spam_score":"-1.8","X-Spam_bar":"-","X-Spam_report":"(-1.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development <qemu-devel.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>","List-Archive":"<https://lists.nongnu.org/archive/html/qemu-devel>","List-Post":"<mailto:qemu-devel@nongnu.org>","List-Help":"<mailto:qemu-devel-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"From: Alistair Francis <alistair.francis@wdc.com>\n\nThe RISC-V spec states:\n\n\"For the purposes of memory protection, a failed SC.W may be treated\nlike a store.\"\n\nSo if the comparison in sc.w fails we should still check for alignment\nand do a probe access to check permissions.\n\nCc: qemu-stable@nongnu.org\nResolves: https://gitlab.com/qemu-project/qemu/-/work_items/3323\nResolves: https://gitlab.com/qemu-project/qemu/-/work_items/3136\nSigned-off-by: Alistair Francis <alistair.francis@wdc.com>\nReviewed-by: Daniel Henrique Barboza <daniel.barboza@oss.qualcomm.com>\nReviewed-by: Chao Liu <chao.liu.zevorn@gmail.com>\nMessage-ID: <20260415233740.3027321-2-alistair.francis@wdc.com>\nSigned-off-by: Alistair Francis <alistair.francis@wdc.com>\n---\n target/riscv/helper.h                   |  3 +++\n target/riscv/op_helper.c                | 14 ++++++++++++++\n target/riscv/insn_trans/trans_rva.c.inc |  6 ++++++\n 3 files changed, 23 insertions(+)","diff":"diff --git a/target/riscv/helper.h b/target/riscv/helper.h\nindex 54d2331966..36cdacfb0e 100644\n--- a/target/riscv/helper.h\n+++ b/target/riscv/helper.h\n@@ -1351,3 +1351,6 @@ DEF_HELPER_4(vsm4r_vs, void, ptr, ptr, env, i32)\n #ifndef CONFIG_USER_ONLY\n DEF_HELPER_1(ssamoswap_disabled, void, env)\n #endif\n+\n+/* Zalrsc SC write probe */\n+DEF_HELPER_FLAGS_3(sc_probe_write, TCG_CALL_NO_WG, void, env, tl, tl)\ndiff --git a/target/riscv/op_helper.c b/target/riscv/op_helper.c\nindex dde40a5549..81873014cb 100644\n--- a/target/riscv/op_helper.c\n+++ b/target/riscv/op_helper.c\n@@ -267,6 +267,20 @@ void helper_cbo_inval(CPURISCVState *env, target_ulong address)\n     /* We don't emulate the cache-hierarchy, so we're done. */\n }\n \n+void helper_sc_probe_write(CPURISCVState *env, target_ulong addr,\n+                           target_ulong size)\n+{\n+    uintptr_t ra = GETPC();\n+    int mmu_idx = riscv_env_mmu_index(env, false);\n+\n+    if (addr & (size - 1)) {\n+        env->badaddr = addr;\n+        riscv_raise_exception(env, RISCV_EXCP_STORE_AMO_ADDR_MIS, ra);\n+    }\n+\n+    probe_write(env, addr, size, mmu_idx, ra);\n+}\n+\n #ifndef CONFIG_USER_ONLY\n \n target_ulong helper_sret(CPURISCVState *env)\ndiff --git a/target/riscv/insn_trans/trans_rva.c.inc b/target/riscv/insn_trans/trans_rva.c.inc\nindex a7a3278d24..62c0fe673d 100644\n--- a/target/riscv/insn_trans/trans_rva.c.inc\n+++ b/target/riscv/insn_trans/trans_rva.c.inc\n@@ -90,6 +90,12 @@ static bool gen_sc(DisasContext *ctx, arg_atomic *a, MemOp mop)\n      */\n     TCGBar bar_strl = (ctx->ztso || a->rl) ? TCG_BAR_STRL : 0;\n     tcg_gen_mb(TCG_MO_ALL + a->aq * TCG_BAR_LDAQ + bar_strl);\n+    /*\n+     * \"For the purposes of memory protection, a failed SC.W may be treated\n+     * like a store.\" so let's check the write access permissions\n+     */\n+    gen_helper_sc_probe_write(tcg_env, src1,\n+                              tcg_constant_tl(memop_size(mop)));\n     gen_set_gpr(ctx, a->rd, tcg_constant_tl(1));\n \n     gen_set_label(l2);\n","prefixes":["PULL","42/51"]}