{"id":2230015,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230015/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-47-alistair.francis@wdc.com/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.1/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260429044752.4176397-47-alistair.francis@wdc.com>","date":"2026-04-29T04:47:47","name":"[PULL,46/51] target/riscv: Add a helper to return the current effective priv mode","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"2b5dd71440da5634de81fc770fd2d3317da740ca","submitter":{"id":64571,"url":"http://patchwork.ozlabs.org/api/1.1/people/64571/?format=json","name":"Alistair Francis","email":"alistair23@gmail.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-47-alistair.francis@wdc.com/mbox/","series":[{"id":501983,"url":"http://patchwork.ozlabs.org/api/1.1/series/501983/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=501983","date":"2026-04-29T04:47:05","name":"[PULL,01/51] hw/riscv/riscv-iommu: Use standard EN_PRI bit for PRI","version":1,"mbox":"http://patchwork.ozlabs.org/series/501983/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2230015/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2230015/checks/","tags":{},"headers":{"Return-Path":"<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256\n header.s=20251104 header.b=Jnmftx9s;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g54jx0psHz1yHv\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 29 Apr 2026 14:55:17 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wHwuF-0001YG-NR; Wed, 29 Apr 2026 00:52:15 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)\n id 1wHwu4-00016n-Kg\n for qemu-devel@nongnu.org; Wed, 29 Apr 2026 00:52:05 -0400","from mail-pl1-x62d.google.com ([2607:f8b0:4864:20::62d])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)\n id 1wHwu3-0001CU-1R\n for qemu-devel@nongnu.org; Wed, 29 Apr 2026 00:52:04 -0400","by mail-pl1-x62d.google.com with SMTP id\n d9443c01a7336-2a871daa98fso79539085ad.1\n for <qemu-devel@nongnu.org>; Tue, 28 Apr 2026 21:52:02 -0700 (PDT)","from toolbx.alistair23.me ([2403:581e:fdf9:0:6209:4521:6813:45b7])\n by smtp.gmail.com with ESMTPSA id\n d9443c01a7336-2b988772ae8sm7756145ad.7.2026.04.28.21.51.57\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Tue, 28 Apr 2026 21:52:01 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=gmail.com; s=20251104; t=1777438322; x=1778043122; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=iIgLzoAd3/xxTcwu4RMkibZOlgzaUFKfwoSJXOcjJsk=;\n b=Jnmftx9sTADB6QU4EkxM2DEAUum3J3+yZulHXNSwi8tVa/DxKUm2/a0gfAvF3I4YWU\n 6X4iQqcyEubPV85BWXNSUT1b3JAh3lQQ4CHVaqfqvLi8lgN3oTpyRmCRAEPQTdijSic1\n MoTz6il+hG+dplHvUvLQlPLRONXgYxbd/FRpYKdfndYO1ZDaJZDTQH2edNJnYlhu8pKp\n IuYiB/q0Hwadul87GR3lrCU64BLWGmIbIWgdGIkXu8+g1kkDTcD+abKbAUKoY6dgCZxH\n EutiJeRZUNqEtNcmjsj12Qj7HPIVVkQajIJe3fKhnKqa7lhyr/tLepUNXxTfoUdmGjit\n RNtw==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1777438322; x=1778043122;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=iIgLzoAd3/xxTcwu4RMkibZOlgzaUFKfwoSJXOcjJsk=;\n b=IT6Hs6veUNlXauJcRoiF++hkAPvVJpVn0hdvda5UcAJApk+QvCmiO78NXuezbW44uf\n rG7AooAmyWa1HynuxSCHDsF7u7yBN1+qajUF/2xYd3554YGfINLxFZjAPPM/OZTptuzy\n ayuJrRnVkRm3ECjWSVxhHETQkRaVd9oPddOtXn9oUdOMO/Pnx3bP4Ue/o7eo+J8ArTnS\n r07byfAWFbKtQsXA47TCbChJwPi/NObdCg0xWFpR/l4EC16X2aZOI1YmNgdFk/g+BqFf\n 1vE+LRju1nSEQdW1dbXuD5mf/OOcQrqD1I+0Xp5GpPdcMTU0H6dBqvG6kosZG7fud9Pd\n 47OA==","X-Forwarded-Encrypted":"i=1;\n AFNElJ/2tgZaZjUIijkeFmRCoTs7gHMFBAcMWDWekrqWU9aFcArcMDMVIe7VEfMmzh+fkgGlJnbvdRuQTdAL@nongnu.org","X-Gm-Message-State":"AOJu0YxlekQ9rxM4RsPZ9FbkMsu1ySd0G4wLop7yF2ZCVZZXHi4bdIEL\n ogHT4MO67ZMKU6K0FwjcGGpacSuX9b9LwLQ99TGF8cbN65t8PonnCdJC","X-Gm-Gg":"AeBDieu7vWQjD4TTJviQG5Iph07ENI+Pd28Th53jJcbwteBSq+R0rBq2avf26zknbZA\n qvePrJjzF3aZz2VNc/Q4dTR9Lmvam6z2WQ++mfJOdXdMpHBDyQzyeGRPEuZYrPZOexX4Xp86hoq\n f6ZI1jeOd6+KR3Cz+NoYxlkkUcDmMq8AFbsK6+vg8mMmhjbDaX4GckaEeP05fjcabeJHKMpbqyd\n MPyqcg2H7X6yV6it9oPS6CGoqCPIVWimTBMFAhQkmXm2iES3ajtBYQn/wx7Ff08kBFNtMd+Nf66\n iB+SgRS8pjKzQk1IPhHxPmOg/fbVx+/6nTjmpMZN8+9n3gCgz2u2cyXloA7hfbYSqf1mUeB3sW+\n eVXZTPnbY3pyxN2osZ7GwAyiEV3L3hyk4GbSnAa7wjgN1WZFppSR13FdOt3Kt/9slG6zmEM/Xwu\n /xB5BMkf4/gQGHII3DUEPV8EzX+xcbkfObcyDN3yRbQbd3NlgHtFIM","X-Received":"by 2002:a17:902:f550:b0:2b2:5491:e32b with SMTP id\n d9443c01a7336-2b97c462246mr61989645ad.23.1777438321757;\n Tue, 28 Apr 2026 21:52:01 -0700 (PDT)","From":"alistair23@gmail.com","X-Google-Original-From":"alistair.francis@wdc.com","To":"palmer@dabbelt.com, liwei1518@gmail.com, daniel.barboza@oss.qualcomm.com,\n zhiwei_liu@linux.alibaba.com, chao.liu.zevorn@gmail.com,\n qemu-riscv@nongnu.org, qemu-devel@nongnu.org","Cc":"alistair23@gmail.com, Frank Chang <frank.chang@sifive.com>,\n Alistair Francis <alistair.francis@wdc.com>","Subject":"[PULL 46/51] target/riscv: Add a helper to return the current\n effective priv mode","Date":"Wed, 29 Apr 2026 14:47:47 +1000","Message-ID":"<20260429044752.4176397-47-alistair.francis@wdc.com>","X-Mailer":"git-send-email 2.53.0","In-Reply-To":"<20260429044752.4176397-1-alistair.francis@wdc.com>","References":"<20260429044752.4176397-1-alistair.francis@wdc.com>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2607:f8b0:4864:20::62d;\n envelope-from=alistair23@gmail.com; helo=mail-pl1-x62d.google.com","X-Spam_score_int":"-17","X-Spam_score":"-1.8","X-Spam_bar":"-","X-Spam_report":"(-1.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development <qemu-devel.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>","List-Archive":"<https://lists.nongnu.org/archive/html/qemu-devel>","List-Post":"<mailto:qemu-devel@nongnu.org>","List-Help":"<mailto:qemu-devel-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"From: Frank Chang <frank.chang@sifive.com>\n\nThis helper returns the current effective privilege mode.\n\nSigned-off-by: Frank Chang <frank.chang@sifive.com>\nReviewed-by: Alistair Francis <alistair.francis@wdc.com>\nMessage-ID: <20260421093715.2995067-3-frank.chang@sifive.com>\nSigned-off-by: Alistair Francis <alistair.francis@wdc.com>\n---\n target/riscv/cpu.h        | 37 +++++++++++++++++++++++++++++++++++++\n target/riscv/cpu_helper.c | 15 +++++----------\n 2 files changed, 42 insertions(+), 10 deletions(-)","diff":"diff --git a/target/riscv/cpu.h b/target/riscv/cpu.h\nindex 4c0676ed53..672f0dab0f 100644\n--- a/target/riscv/cpu.h\n+++ b/target/riscv/cpu.h\n@@ -806,6 +806,43 @@ static inline RISCVMXL riscv_cpu_sxl(CPURISCVState *env)\n }\n #endif\n \n+/*\n+ * Returns the current effective privilege mode.\n+ *\n+ * @env: CPURISCVState\n+ * @priv: The returned effective privilege mode.\n+ * @virt: The returned effective virtualization mode.\n+ *\n+ * Returns true if the effective privilege mode is modified.\n+ */\n+static inline QEMU_ALWAYS_INLINE\n+bool riscv_cpu_eff_priv(CPURISCVState *env, int *priv, bool *virt)\n+{\n+    int mode = env->priv;\n+    bool virt_enabled = false;\n+    bool mode_modified = false;\n+\n+#ifndef CONFIG_USER_ONLY\n+    if (mode == PRV_M && get_field(env->mstatus, MSTATUS_MPRV)) {\n+        mode = get_field(env->mstatus, MSTATUS_MPP);\n+        virt_enabled = get_field(env->mstatus, MSTATUS_MPV) && (mode != PRV_M);\n+        mode_modified = true;\n+    } else {\n+        virt_enabled = env->virt_enabled;\n+    }\n+#endif\n+\n+    if (priv) {\n+        *priv = mode;\n+    }\n+\n+    if (virt) {\n+        *virt = virt_enabled;\n+    }\n+\n+    return mode_modified;\n+}\n+\n static inline bool riscv_cpu_allow_16bit_insn(const RISCVCPUConfig *cfg,\n                                               target_long priv_ver,\n                                               uint32_t misa_ext)\ndiff --git a/target/riscv/cpu_helper.c b/target/riscv/cpu_helper.c\nindex 659150c646..513bad21af 100644\n--- a/target/riscv/cpu_helper.c\n+++ b/target/riscv/cpu_helper.c\n@@ -45,19 +45,14 @@ int riscv_env_mmu_index(CPURISCVState *env, bool ifetch)\n #else\n     bool virt = env->virt_enabled;\n     int mode = env->priv;\n+    bool mode_modified = false;\n \n     /* All priv -> mmu_idx mapping are here */\n     if (!ifetch) {\n-        uint64_t status = env->mstatus;\n-\n-        if (mode == PRV_M && get_field(status, MSTATUS_MPRV)) {\n-            mode = get_field(env->mstatus, MSTATUS_MPP);\n-            virt = get_field(env->mstatus, MSTATUS_MPV) &&\n-                   (mode != PRV_M);\n-            if (virt) {\n-                status = env->vsstatus;\n-            }\n-        }\n+        mode_modified = riscv_cpu_eff_priv(env, &mode, &virt);\n+        uint64_t status = (mode_modified && virt) ? env->vsstatus :\n+                                                    env->mstatus;\n+\n         if (mode == PRV_S && get_field(status, MSTATUS_SUM)) {\n             mode = MMUIdx_S_SUM;\n         }\n","prefixes":["PULL","46/51"]}