{"id":2230011,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2230011/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-37-alistair.francis@wdc.com/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.1/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260429044752.4176397-37-alistair.francis@wdc.com>","date":"2026-04-29T04:47:37","name":"[PULL,36/51] target/riscv: rvv: Allow fractional LMUL on vector SHA instructions","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"59ef60f9b5d4910cb3c206f1eeda36b603ab3e09","submitter":{"id":64571,"url":"http://patchwork.ozlabs.org/api/1.1/people/64571/?format=json","name":"Alistair Francis","email":"alistair23@gmail.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-37-alistair.francis@wdc.com/mbox/","series":[{"id":501983,"url":"http://patchwork.ozlabs.org/api/1.1/series/501983/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=501983","date":"2026-04-29T04:47:05","name":"[PULL,01/51] hw/riscv/riscv-iommu: Use standard EN_PRI bit for PRI","version":1,"mbox":"http://patchwork.ozlabs.org/series/501983/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2230011/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2230011/checks/","tags":{},"headers":{"Return-Path":"<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256\n header.s=20251104 header.b=GMV8BAXx;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g54j31XYrz1xqf\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 29 Apr 2026 14:54:31 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wHwte-0008CU-8e; Wed, 29 Apr 2026 00:51:38 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)\n id 1wHwtH-0007gG-Qz\n for qemu-devel@nongnu.org; Wed, 29 Apr 2026 00:51:16 -0400","from mail-pg1-x535.google.com ([2607:f8b0:4864:20::535])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)\n id 1wHwtG-0000xE-5h\n for qemu-devel@nongnu.org; Wed, 29 Apr 2026 00:51:15 -0400","by mail-pg1-x535.google.com with SMTP id\n 41be03b00d2f7-c76bde70ec9so4924084a12.2\n for <qemu-devel@nongnu.org>; Tue, 28 Apr 2026 21:51:12 -0700 (PDT)","from toolbx.alistair23.me ([2403:581e:fdf9:0:6209:4521:6813:45b7])\n by smtp.gmail.com with ESMTPSA id\n d9443c01a7336-2b988772ae8sm7756145ad.7.2026.04.28.21.51.07\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Tue, 28 Apr 2026 21:51:11 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=gmail.com; s=20251104; t=1777438272; x=1778043072; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=Ef1rMVpVBp+rw2rikkviwoFRO0mK/WpG+jCM+MhO/3k=;\n b=GMV8BAXxmOD5D6NOpWOPDsBSqM72hDupdo83IettYBLw7d/fAcQSuo2yKZ4Z1kYtfz\n l91ov1knUQkD33Ngg6sPnYwLfJSxMkK96P9bt2j1qdFwuku3YcysIdAwDyJVr8l2TkTP\n inUEq0Hn7H0ppdzyj42xzqngxQB87JcQrBLFvy9xHRjhbYygrjE/JAOKVJdRMIv7MttY\n aPVh3f5TxlHAWb+hsQK2FHCiQ8KV9cyJ5lTF9WdYf3V38MQ6wwtc56EG2CkvAgu9bQeW\n e20fS6xsOj7ftCHi7NdftsM7KkGmDEjcDmjRO590ZvHDQq+89H8yWcHSv+gYNeeZNkmb\n WnRw==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1777438272; x=1778043072;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=Ef1rMVpVBp+rw2rikkviwoFRO0mK/WpG+jCM+MhO/3k=;\n b=YAmbOOwHmqQm6dQOrq6CTapId9tXlz8+P2B2bVlGWb3wy1yWSH1znNQEOTUj0eou51\n Z0p3+cIZa1Yh9Lb4JTpSMRGhfSdlZHfGbOUJFsvBKtkbAe3ugmoVIne27WLEXisY1Ozl\n stwKUC8pItUoVr1dpl8W5RniS+0eyLOekTnlGupIpML0+diuKJ5iB4dMMJZR1+k4yvrW\n 9xD6E6PwmJ2tkYlUuPqK2LtGUrEkgpN1BReYYZ8plaKOTrsg2JgWhfVwjk2s47qolEHH\n 68vCWfrESGKqDoXS5WqYSYwronap5dw2G2KaOHf2nrq7CvmGXsy0D4K4OFaVzwu+HqKt\n SJvQ==","X-Forwarded-Encrypted":"i=1;\n AFNElJ//1s8fOiI03+IU2e0ewOypWmQ/nbhtLdsoC+LwVRMz8eSW+OB6y3O9UAwQawRwNQtw/nqfQP92jhFX@nongnu.org","X-Gm-Message-State":"AOJu0YxqGkPeoGzOoCf7JRwgkzWi4y7slPLym04nmjNsSgX0gR5Zv+l2\n rm25jpLr6gENXnmy8+taxyzyT+86hd23j2f5xfsL5lN0gEjLn2lcs+7DRdQRQA==","X-Gm-Gg":"AeBDievYy4kG6VhcVyW7ibwwBIk8vwZ2P4FRv96c/Fmm1aSrTgIV7B+VlWkR0DcMlmD\n 1LFlIBHYxfxavjLo2HpcQo6oEOhoIz02TKz8CP+QaF1pC7eVyJABF4YiTrf2UUB4oa+gGJhlg1y\n SwS+hZan6AX3aJbw4wQ+dqX7GMytygw6gBoymIYIhHulCkRCJUneB8WCHIHOJXcvo4nlp4MsAg5\n qbok5G9EluSisFNCnJRiZ8Ynq6MDHX2wLXI+naDjSHtAy8ere+eary9L9zzdWTr5vYhlvYyhj+9\n /VB60A08cNNHcvaCD4pj2NoepcfxriPds11B26CAo/OlDb5n/4uIC/dFjpL0+ApzRipYUZZ/kFC\n 0BinjHJyXYxG8fwQqrn5aXz7LDkKc8bJZRvadaoiHjvgVcHJ8wJsfALkT6JoAMYFB5FhksT3C9B\n wdhLETkQ50PotGr4w7CxMYAsSAcqd2k5EW9mnKqAA3pAUL0KOkAHzQ","X-Received":"by 2002:a17:903:2ed0:b0:2ae:cb0e:fd59 with SMTP id\n d9443c01a7336-2b97c4120bdmr60186075ad.8.1777438271678;\n Tue, 28 Apr 2026 21:51:11 -0700 (PDT)","From":"alistair23@gmail.com","X-Google-Original-From":"alistair.francis@wdc.com","To":"palmer@dabbelt.com, liwei1518@gmail.com, daniel.barboza@oss.qualcomm.com,\n zhiwei_liu@linux.alibaba.com, chao.liu.zevorn@gmail.com,\n qemu-riscv@nongnu.org, qemu-devel@nongnu.org","Cc":"alistair23@gmail.com, Anton Blanchard <antonb@tenstorrent.com>,\n Alistair Francis <alistair.francis@wdc.com>","Subject":"[PULL 36/51] target/riscv: rvv: Allow fractional LMUL on vector SHA\n instructions","Date":"Wed, 29 Apr 2026 14:47:37 +1000","Message-ID":"<20260429044752.4176397-37-alistair.francis@wdc.com>","X-Mailer":"git-send-email 2.53.0","In-Reply-To":"<20260429044752.4176397-1-alistair.francis@wdc.com>","References":"<20260429044752.4176397-1-alistair.francis@wdc.com>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2607:f8b0:4864:20::535;\n envelope-from=alistair23@gmail.com; helo=mail-pg1-x535.google.com","X-Spam_score_int":"-17","X-Spam_score":"-1.8","X-Spam_bar":"-","X-Spam_report":"(-1.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development <qemu-devel.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>","List-Archive":"<https://lists.nongnu.org/archive/html/qemu-devel>","List-Post":"<mailto:qemu-devel@nongnu.org>","List-Help":"<mailto:qemu-devel-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"From: Anton Blanchard <antonb@tenstorrent.com>\n\nVector SHA instructions incorrectly raise an illegal instruction exception\nwhen LMUL < 1. The ISA only states that LMUL*VLEN >= EGW:\n\n  For element-group instructions, LMUL*VLEN must always be at least as\n  large as EGW, otherwise an illegal-instruction exception is raised, even\n  if vl=0.\n\nThere is already a check for this:\n\n  MAXSZ(s) >= egw_bytes\n\nso just remove the check for a fractional LMUL.\n\nSigned-off-by: Anton Blanchard <antonb@tenstorrent.com>\nReviewed-by: Daniel Henrique Barboza <daniel.barboza@oss.qualcomm.com>\nMessage-ID: <20260104233724.192886-1-antonb@tenstorrent.com>\nSigned-off-by: Alistair Francis <alistair.francis@wdc.com>\n---\n target/riscv/insn_trans/trans_rvvk.c.inc | 3 +--\n 1 file changed, 1 insertion(+), 2 deletions(-)","diff":"diff --git a/target/riscv/insn_trans/trans_rvvk.c.inc b/target/riscv/insn_trans/trans_rvvk.c.inc\nindex 27bf3f0b68..32255d3aa0 100644\n--- a/target/riscv/insn_trans/trans_rvvk.c.inc\n+++ b/target/riscv/insn_trans/trans_rvvk.c.inc\n@@ -426,8 +426,7 @@ static bool vsha_check(DisasContext *s, arg_rmrr *a)\n            vsha_check_sew(s) &&\n            MAXSZ(s) >= egw_bytes &&\n            !is_overlapped(a->rd, mult, a->rs1, mult) &&\n-           !is_overlapped(a->rd, mult, a->rs2, mult) &&\n-           s->lmul >= 0;\n+           !is_overlapped(a->rd, mult, a->rs2, mult);\n }\n \n GEN_VV_UNMASKED_TRANS(vsha2ms_vv, vsha_check, ZVKNH_EGS)\n","prefixes":["PULL","36/51"]}