{"id":2229940,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2229940/?format=json","web_url":"http://patchwork.ozlabs.org/project/gcc/patch/927da1bd-f02e-4188-9221-efd240c596b9@oss.qualcomm.com/","project":{"id":17,"url":"http://patchwork.ozlabs.org/api/1.1/projects/17/?format=json","name":"GNU Compiler Collection","link_name":"gcc","list_id":"gcc-patches.gcc.gnu.org","list_email":"gcc-patches@gcc.gnu.org","web_url":null,"scm_url":null,"webscm_url":null},"msgid":"<927da1bd-f02e-4188-9221-efd240c596b9@oss.qualcomm.com>","date":"2026-04-28T23:09:15","name":"[to-be-committed,V2,RISC-V,PR,rtl-optimization/96692] Improve xor+xor+ior sequence when possible","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"dabd42050682760def0ecd5870ea1fbe09d2f797","submitter":{"id":92310,"url":"http://patchwork.ozlabs.org/api/1.1/people/92310/?format=json","name":"Jeffrey Law","email":"jeffrey.law@oss.qualcomm.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/gcc/patch/927da1bd-f02e-4188-9221-efd240c596b9@oss.qualcomm.com/mbox/","series":[{"id":501949,"url":"http://patchwork.ozlabs.org/api/1.1/series/501949/?format=json","web_url":"http://patchwork.ozlabs.org/project/gcc/list/?series=501949","date":"2026-04-28T23:09:15","name":"[to-be-committed,V2,RISC-V,PR,rtl-optimization/96692] Improve xor+xor+ior sequence when possible","version":2,"mbox":"http://patchwork.ozlabs.org/series/501949/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2229940/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2229940/checks/","tags":{},"headers":{"Return-Path":"<gcc-patches-bounces~incoming=patchwork.ozlabs.org@gcc.gnu.org>","X-Original-To":["incoming@patchwork.ozlabs.org","gcc-patches@gcc.gnu.org"],"Delivered-To":["patchwork-incoming@legolas.ozlabs.org","gcc-patches@gcc.gnu.org"],"Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=GaJzQumd;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=jT7xABDk;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=gcc.gnu.org\n (client-ip=38.145.34.32; helo=vm01.sourceware.org;\n envelope-from=gcc-patches-bounces~incoming=patchwork.ozlabs.org@gcc.gnu.org;\n receiver=patchwork.ozlabs.org)","sourceware.org;\n\tdkim=pass (2048-bit key,\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=GaJzQumd;\n\tdkim=pass (2048-bit key,\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=jT7xABDk","sourceware.org; dmarc=none (p=none dis=none)\n header.from=oss.qualcomm.com","sourceware.org;\n spf=pass smtp.mailfrom=oss.qualcomm.com","server2.sourceware.org;\n arc=none smtp.remote-ip=205.220.180.131"],"Received":["from vm01.sourceware.org (vm01.sourceware.org [38.145.34.32])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g4x3Q3NSGz1xvV\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 29 Apr 2026 09:09:52 +1000 (AEST)","from vm01.sourceware.org (localhost [127.0.0.1])\n\tby sourceware.org (Postfix) with ESMTP id EBCEF4BB8F61\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 28 Apr 2026 23:09:50 +0000 (GMT)","from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com\n [205.220.180.131])\n by sourceware.org (Postfix) with ESMTPS id 7D9834B99F5C\n for <gcc-patches@gcc.gnu.org>; Tue, 28 Apr 2026 23:09:20 +0000 (GMT)","from pps.filterd (m0279869.ppops.net [127.0.0.1])\n by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 63SFsRTC1531388\n for <gcc-patches@gcc.gnu.org>; Tue, 28 Apr 2026 23:09:19 GMT","from mail-dl1-f72.google.com (mail-dl1-f72.google.com\n [74.125.82.72])\n by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4dtud22ne6-1\n (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n for <gcc-patches@gcc.gnu.org>; Tue, 28 Apr 2026 23:09:19 +0000 (GMT)","by mail-dl1-f72.google.com with SMTP id\n a92af1059eb24-12c87ba0890so44148903c88.0\n for <gcc-patches@gcc.gnu.org>; Tue, 28 Apr 2026 16:09:19 -0700 (PDT)","from [172.31.0.17] ([136.38.201.137])\n by smtp.gmail.com with ESMTPSA id\n a92af1059eb24-12de31ab65fsm322338c88.0.2026.04.28.16.09.16\n for <gcc-patches@gcc.gnu.org>\n (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);\n Tue, 28 Apr 2026 16:09:16 -0700 (PDT)"],"DKIM-Filter":["OpenDKIM Filter v2.11.0 sourceware.org EBCEF4BB8F61","OpenDKIM Filter v2.11.0 sourceware.org 7D9834B99F5C"],"DMARC-Filter":"OpenDMARC Filter v1.4.2 sourceware.org 7D9834B99F5C","ARC-Filter":"OpenARC Filter v1.0.0 sourceware.org 7D9834B99F5C","ARC-Seal":"i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1777417761; cv=none;\n b=Lfe6SeaVvFhJoDCIToilcDpmpXS7eOR97DQIlrL02kjGGQmR804DD04tkDmaunboyLEIwCFRz+tSrriX1q6V/C0j94gD2AT4BLAFK03uLKWvC/5a1bwQZulXjxCbjxE1KhjudmaD31cqzrODzaW5rPIND1IckpzstK5Jm6RxPAQ=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=sourceware.org; s=key;\n t=1777417761; c=relaxed/simple;\n bh=VaLHxOs8Oplz5SfgPMa5ZqxyG15jFYbSbVXelUNFKlg=;\n h=DKIM-Signature:DKIM-Signature:Message-ID:Date:MIME-Version:To:\n From:Subject;\n b=tzRLOV6BOlx5iuwpS0n7HrlzeW9Fs6hhOCzmn4ChfFnahcJazfaS593b/K7SR11cUazabMkRxRaqyKqursiHBfGc2KKYGK7ovJ3KCpdWib6WZ0lvY3vFHLyMtLRLXpX4DMRlm8T1CjicFObSnIpdIEPwDmPOgqZoZeHPmSM48ts=","ARC-Authentication-Results":"i=1; server2.sourceware.org","DKIM-Signature":["v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n content-type:date:from:message-id:mime-version:subject:to; s=\n qcppdkim1; bh=X5Wtd9VIp9VDpNjfakP5a1I6geamhMkh5SmyBaEDRCk=; b=Ga\n JzQumdGj8Anwr819GzG1p1vS2249IakT05FXuReHKPCI9MfoeCPcsFRUGauY8BsB\n F5swTMsIkbOLBKXeOZApGoTcYd8yOUcX8bDyg29n8e+jERS9tT3YH7dhiNGo+zRo\n A8oRxA1otJrJGrN7Nf9DewFKjUGUipZh2kQ/bW1t34xMW5CryYx0LSJROVVFfbYn\n xSuz+KRS5MbCQ31CsvqQjvVG6HMYCJMMNgu3HV1d2M1CslekKHMcy5grMmrPDqAk\n eqC5RDqljQD9oyIoaAeV1+7FSj8rZGczwknikqgup/d5XOEdPhWlTZ93BhgXHFnO\n FQHqC+PVmvFAcbGjVAng==","v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=oss.qualcomm.com; s=google; t=1777417758; x=1778022558; darn=gcc.gnu.org;\n h=subject:from:to:content-language:user-agent:mime-version:date\n :message-id:from:to:cc:subject:date:message-id:reply-to;\n bh=X5Wtd9VIp9VDpNjfakP5a1I6geamhMkh5SmyBaEDRCk=;\n b=jT7xABDkdd57QvWWj5yvx9LnQK686YJgWDHrEeSzEBVo6qFzDJcA46Fm/5fdFHgUCk\n mhOFbMydReHPB/oWqgmqT/hKmacj2TLQlzuqgt1bvybjxsDYYl7QrhdCFEFXkN9ykr9Z\n 2IcvvONFqeyM8Oo5dkwdjN00ywR9NTF6yAk4maG8278UVArObfZ9WBUJUiVgVrVhcycD\n yx4KFT5Lv1FmBmoii7qvPRpQXo1pvFPMxcQRYXcTzwpgPh/jtbtTeO1LWfjtGy2nQL8J\n nXXh8CjgpizQGN+uRF7RrSga8a2LSH3q9TARCKFJ1wCJIRiha9KZWubmhSMkCrd2C6I/\n 8kog=="],"X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1777417758; x=1778022558;\n h=subject:from:to:content-language:user-agent:mime-version:date\n :message-id:x-gm-gg:x-gm-message-state:from:to:cc:subject:date\n :message-id:reply-to;\n bh=X5Wtd9VIp9VDpNjfakP5a1I6geamhMkh5SmyBaEDRCk=;\n b=G/J2FvnOjWjTGd9rlMUE8W1dzeYkEiNh6lIEjsrVffFl4qWBtg/I5Bg2vgBjN8hO/5\n X2TgBDzoA8XDoxScUHrYzp7gHhsnLDRBFHZWKg+4JRAm2epVpXbenJYdzsCaKwl5Y82t\n kCobDmnT0Zd47qWSh8snsjzDtvAPC7uXIEuyVSqm4Cnksc//WzeyFYM1dSn6nFBO/7Kt\n Px1eCh0mUmg1VgUJAhFmzanjTPU84HeurA5S8FxSyYyXOoGuPVX13ErCBzuIzXd0pks8\n QuKW7ENVMzzLdvYqh+gu2LSwOHmKnyX47CKvQTSmL0GGPkmEi/sE5x5+iiVcQy8J2EbW\n 85Xw==","X-Gm-Message-State":"AOJu0YxY38sfr9DnTnzwqvuVf7oNENJhZPt4DxulkUvCyFienBY7x1fF\n rp7hI109bfgbUzmpEwttNSk+RbDYuJLtaaLusCeqwq/wY1/FhrbBs59JMz1qf87YkgAh3PguOOq\n 1sc+74t32R5rUj/PX2YNzu/lkR/XdI5UJ8CMNzCzMp9XvL0Nnv+Alv6P9l+McHBKTR9n0","X-Gm-Gg":"AeBDieummccZD/sCuq2ir8DusNLKWK8SjNtYuFc4mzRYd1ARRxtpCtTNbGv8WgeRcG8\n 91ZRd0sMO5WrYL2A4GnpelZf2AQguEJ55BgfXEumLElRj6eG/rrC0+g/UbJDCVNYqZ2AAUkUlDV\n rUgHdmSKzek6s1fms6tMZuLRg9Y0WWo+tVS4N4L2IQy4wujcLxJdu7md1IuF/65UpBPUkpE5Lvo\n i7M5Ce1FzsiI+qAqn8WRXewyBc5bfuwzkm4l+pIwI1rD7NeAM3o34MVkRHemEKj4he49xgp70Bs\n kGfs72S/a3lbeYm0nTovpqItTJT6QAEINyWZ3OXgiO3ex39SywDamMq8pm0rQ324C+BJ0c7ECfT\n YJtbISW+VUesiaQEFC+A71S1eRypFg9E9o26pMJkdkWdCNmblI9eUbyeqcCQe","X-Received":["by 2002:a05:7022:ea26:b0:12d:de3e:52c3 with SMTP id\n a92af1059eb24-12dde3e5355mr2135855c88.39.1777417757967;\n Tue, 28 Apr 2026 16:09:17 -0700 (PDT)","by 2002:a05:7022:ea26:b0:12d:de3e:52c3 with SMTP id\n a92af1059eb24-12dde3e5355mr2135827c88.39.1777417757086;\n Tue, 28 Apr 2026 16:09:17 -0700 (PDT)"],"Content-Type":"multipart/mixed; boundary=\"------------eL8vbUdhzKDzT2sY6vJYaMmt\"","Message-ID":"<927da1bd-f02e-4188-9221-efd240c596b9@oss.qualcomm.com>","Date":"Tue, 28 Apr 2026 17:09:15 -0600","MIME-Version":"1.0","User-Agent":"Mozilla Thunderbird","Content-Language":"en-US","To":"'GCC Patches' <gcc-patches@gcc.gnu.org>","From":"Jeffrey Law <jeffrey.law@oss.qualcomm.com>","Subject":"[to-be-committed][V2][RISC-V][PR rtl-optimization/96692] Improve\n xor+xor+ior sequence when possible","X-Authority-Analysis":"v=2.4 cv=a/0AM0SF c=1 sm=1 tr=0 ts=69f13e1f cx=c_pps\n a=bS7HVuBVfinNPG3f6cIo3Q==:117 a=asGLMfRmzhnGNxaIYohjRg==:17\n a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22\n a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22 a=r77TgQKjGQsHNAKrUKIA:9\n a=00i765lXaEkKCoayYukA:9 a=3ZKOabzyN94A:10 a=QEXdDO2ut3YA:10\n a=zgiPjhLxNE0A:10 a=dchKkLRZ2pBP7s9pDGoA:9 a=B2y7HmGcmWMA:10\n a=vBUdepa8ALXHeOFLBtFW:22","X-Proofpoint-ORIG-GUID":"qkraz-BwnIOtNlNdlCcBUJoGdIYzfXYp","X-Proofpoint-Spam-Details-Enc":"AW1haW4tMjYwNDI4MDIyNyBTYWx0ZWRfX8s1RAtK1F610\n CzdZ+P3Rk9VyFRyyj38AlGdG4AyvJhkHoO34LQj0lENDAiR0NW4Oa/2TpE8E55I6I3zzvLSGHlD\n DeCBj5bTc8lHC4a6vbHyhD/pEGRzT54WHm4ny6yUBjDf+hZrtrCLkK3kZrGTL0LA+N419DqHdWE\n DAvTNdYWv20Y1OAqTbcltNDt2T/y17JhOCKmMtA3qoBzo3n/NK1UkP3Uqye8ATEfGPxHMXqeZs+\n 2F9ceUNhwfWQ1BvTksU1poTSYwxGUkA69ydgUnRlTqpdTr7GuC6df4zZSAa3pIddF0rhmJ0ofM8\n cA0LomRNpcO5qvTwzXoS8QrLizbQ8slsy1R9HS1HqTyTgGjLPz+k3+cOrYSphW3mePEzWmPeItV\n bRlfg362/NZz7BS/n8JDjoyWa74K8ka8LbngboZbl/s28NUJQPYRgLWhDpXmpMM5CI1Pmz21a9S\n iaI0TpEwDDFfYbBpHEg==","X-Proofpoint-GUID":"qkraz-BwnIOtNlNdlCcBUJoGdIYzfXYp","X-Proofpoint-Virus-Version":"vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-28_05,2026-04-28_01,2025-10-01_01","X-Proofpoint-Spam-Details":"rule=outbound_notspam policy=outbound score=0\n impostorscore=0 suspectscore=0 lowpriorityscore=0 adultscore=0 malwarescore=0\n spamscore=0 clxscore=1015 phishscore=0 bulkscore=0 priorityscore=1501\n classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0\n reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2604280227","X-BeenThere":"gcc-patches@gcc.gnu.org","X-Mailman-Version":"2.1.30","Precedence":"list","List-Id":"Gcc-patches mailing list <gcc-patches.gcc.gnu.org>","List-Unsubscribe":"<https://gcc.gnu.org/mailman/options/gcc-patches>,\n <mailto:gcc-patches-request@gcc.gnu.org?subject=unsubscribe>","List-Archive":"<https://gcc.gnu.org/pipermail/gcc-patches/>","List-Post":"<mailto:gcc-patches@gcc.gnu.org>","List-Help":"<mailto:gcc-patches-request@gcc.gnu.org?subject=help>","List-Subscribe":"<https://gcc.gnu.org/mailman/listinfo/gcc-patches>,\n <mailto:gcc-patches-request@gcc.gnu.org?subject=subscribe>","Errors-To":"gcc-patches-bounces~incoming=patchwork.ozlabs.org@gcc.gnu.org"},"content":"So this is an update to a patch I posted yesterday that the pre-commit \nCI system didn't pick up.  All that has changed is the context for the \ndiff to account for changes in bitmanip.md that have landed in the last \n24 hours.\n\n--\n\nConsider this code:\n\nint f(int a, int b, int c)\n{\n     return (a ^ b) ^ (a | c);\n}\n\n\nFor RISC-V we generate something like this:\n\n         xor     a1,a0,a1\n         or      a0,a0,a2\n         xor     a0,a1,a0\n\nBut this would be better:\n\n         andn    a0,a2,a0\n         xor     a0,a0,a1\n\nIt looks like Roger tackled this earlier with splitters for x86. I'd \nhave leaned more towards simplify-rtx, but there may be secondary \nconcerns at play.  So I'll attack in the RISC-V target files in a \nsimilar manner.\n\nThe patch, but not the testcase, have been in my tester for a while, so \nit's been bootstrapped and regression tested on the Pioneer and BPI-F3 \nboard and regression tested on riscv32-elf and riscv64-elf. Obviously \nI'll wait for pre-commit CI before moving forward.\n\nJeff\nPR rtl-optimization/96692\ngcc/\n\t* config/riscv/bitmanip.md (xor+xor+ior splitters): New splitters\n\tthat ultimately generate andn+xor when possible.\n\ngcc/testsuite\n\n\t* gcc.target/riscv/pr96692.c: New test.","diff":"diff --git a/gcc/config/riscv/bitmanip.md b/gcc/config/riscv/bitmanip.md\nindex c9561b0b622..79ab17b6a60 100644\n--- a/gcc/config/riscv/bitmanip.md\n+++ b/gcc/config/riscv/bitmanip.md\n@@ -1441,3 +1441,26 @@ (define_split\n     operands[3] = gen_lowpart (DImode, operands[3]);\n     operands[6] = gen_lowpart (SImode, operands[5]);\n   })\n+\n+(define_split\n+  [(set (match_operand:X 0 \"register_operand\")\n+        (xor:X (xor:X (ior:X (match_operand:X 1 \"register_operand\")\n+                             (match_operand:X 2 \"register_operand\"))\n+                      (match_dup 1))\n+               (match_operand:X 3 \"register_operand\")))\n+   (clobber (match_operand:X 4 \"register_operand\"))]\n+  \"TARGET_ZBB || TARGET_ZBKB\"\n+  [(set (match_dup 4) (and:X (not:X (match_dup 1)) (match_dup 2)))\n+   (set (match_dup 0) (xor:X (match_dup 4) (match_dup 3)))])\n+\n+(define_split\n+  [(set (match_operand:X 0 \"register_operand\")\n+        (xor:X (xor:X (ior:X (match_operand:X 1 \"register_operand\")\n+                             (match_operand:X 2 \"register_operand\"))\n+                      (match_dup 2))\n+               (match_operand:X 3 \"register_operand\")))\n+   (clobber (match_operand:X 4 \"register_operand\"))]\n+  \"TARGET_ZBB || TARGET_ZBKB\"\n+  [(set (match_dup 4) (and:X (not:X (match_dup 2)) (match_dup 1)))\n+   (set (match_dup 0) (xor:X (match_dup 4) (match_dup 3)))])\n+\ndiff --git a/gcc/testsuite/gcc.target/riscv/pr96692.c b/gcc/testsuite/gcc.target/riscv/pr96692.c\nnew file mode 100644\nindex 00000000000..650f4f0f80d\n--- /dev/null\n+++ b/gcc/testsuite/gcc.target/riscv/pr96692.c\n@@ -0,0 +1,12 @@\n+/* { dg-do compile } */\n+/* { dg-additional-options \"-march=rv64gcb_zicond -mabi=lp64d\" { target rv64 } } */\n+/* { dg-additional-options \"-march=rv32gcb_zicond -mabi=ilp32\" { target rv32 } } */\n+/* { dg-skip-if \"\" { *-*-* } { \"-O0\" \"-Og\" } } */\n+\n+int f(int a, int b, int c)\n+{\n+    return (a ^ b) ^ (a | c);\n+}\n+\n+/* { dg-final { scan-assembler-times \"xor\\t\" 1 } } */\n+/* { dg-final { scan-assembler-times \"andn\\t\" 1 } } */\n","prefixes":["to-be-committed","V2","RISC-V","PR","rtl-optimization/96692"]}