{"id":2229594,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2229594/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260428135053.251200-5-dblanzeanu@linux.microsoft.com/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.1/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260428135053.251200-5-dblanzeanu@linux.microsoft.com>","date":"2026-04-28T13:50:51","name":"[4/6] target/i386/mshv: hv_vp_register_page setup for the vcpu","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"fcb71a73923ba2ccbe86cf633dc43f051c3b4cd5","submitter":{"id":93106,"url":"http://patchwork.ozlabs.org/api/1.1/people/93106/?format=json","name":"Doru Blânzeanu","email":"dblanzeanu@linux.microsoft.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260428135053.251200-5-dblanzeanu@linux.microsoft.com/mbox/","series":[{"id":501862,"url":"http://patchwork.ozlabs.org/api/1.1/series/501862/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=501862","date":"2026-04-28T13:50:49","name":"target/i386/mshv: use hv_vp_register_page for fast register access","version":1,"mbox":"http://patchwork.ozlabs.org/series/501862/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2229594/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2229594/checks/","tags":{},"headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (1024-bit key;\n unprotected) header.d=linux.microsoft.com header.i=@linux.microsoft.com\n header.a=rsa-sha256 header.s=default header.b=B1c638cn;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g4htn0gbSz1yJQ\n\tfor ; Wed, 29 Apr 2026 00:01:35 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from )\n\tid 1wHizk-0003zD-JD; Tue, 28 Apr 2026 10:01:00 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from )\n id 1wHiqF-0002Ts-23\n for qemu-devel@nongnu.org; Tue, 28 Apr 2026 09:51:11 -0400","from linux.microsoft.com ([13.77.154.182])\n by eggs.gnu.org with esmtp (Exim 4.90_1)\n (envelope-from ) id 1wHiqD-0005kb-ML\n for qemu-devel@nongnu.org; Tue, 28 Apr 2026 09:51:10 -0400","from laptop.localdomain (unknown [86.121.140.248])\n by linux.microsoft.com (Postfix) with ESMTPSA id C3B7F20B716D;\n Tue, 28 Apr 2026 06:51:07 -0700 (PDT)"],"DKIM-Filter":"OpenDKIM Filter v2.11.0 linux.microsoft.com C3B7F20B716D","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=linux.microsoft.com;\n s=default; t=1777384269;\n bh=vi+2zPtESIahFHfthSCIzZP3Nn/uf9LxqY4nu2yzcP8=;\n h=From:To:Cc:Subject:Date:In-Reply-To:References:From;\n b=B1c638cnZulelb4VFMD5pLXXQhChp8aebTHc+NrxPIhQxWpguXnQwe6jB4Zv6P/55\n 79EC/IZriKILS4Q1J67gsTv6vlQsZwn8KdYA60ZLhU8TMFNw4BTrQyeH2U12y+dqNY\n nnpgw8Rm7Q6er44rBdvvuubcOdy9ocqPDGzRTiKM=","From":"=?utf-8?q?Doru_Bl=C3=A2nzeanu?= ","To":"qemu-devel@nongnu.org","Cc":"Magnus Kulke ,\n Wei Liu , Paolo Bonzini ,\n Zhao Liu ","Subject":"[PATCH 4/6] target/i386/mshv: hv_vp_register_page setup for the vcpu","Date":"Tue, 28 Apr 2026 16:50:51 +0300","Message-ID":"<20260428135053.251200-5-dblanzeanu@linux.microsoft.com>","X-Mailer":"git-send-email 2.53.0","In-Reply-To":"<20260428135053.251200-1-dblanzeanu@linux.microsoft.com>","References":"<20260428135053.251200-1-dblanzeanu@linux.microsoft.com>","MIME-Version":"1.0","Content-Type":"text/plain; charset=UTF-8","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=13.77.154.182;\n envelope-from=dblanzeanu@linux.microsoft.com; helo=linux.microsoft.com","X-Spam_score_int":"-26","X-Spam_score":"-2.7","X-Spam_bar":"--","X-Spam_report":"(-2.7 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, RCVD_IN_DNSWL_LOW=-0.7,\n SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-Mailman-Approved-At":"Tue, 28 Apr 2026 10:00:25 -0400","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development ","List-Unsubscribe":",\n ","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n ","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"When the vcpu is created, call mmap to configure access to the register page.\n\nUpdate CPUArchState to store a pointer to the mmapped hv_vp_register_page.\n\nSigned-off-by: Doru Blânzeanu \n---\n target/i386/cpu.h | 3 +++\n target/i386/mshv/mshv-cpu.c | 18 ++++++++++++++++++\n 2 files changed, 21 insertions(+)","diff":"diff --git a/target/i386/cpu.h b/target/i386/cpu.h\nindex 0b539155c4..0108e2157b 100644\n--- a/target/i386/cpu.h\n+++ b/target/i386/cpu.h\n@@ -2016,6 +2016,9 @@ typedef struct CPUArchState {\n uint64_t msr_bndcfgs;\n uint64_t efer;\n \n+ /* Shared register page */\n+ struct hv_vp_register_page *regs_page;\n+\n /* Beginning of state preserved by INIT (dummy marker). */\n struct {} start_init_save;\n \ndiff --git a/target/i386/mshv/mshv-cpu.c b/target/i386/mshv/mshv-cpu.c\nindex 9defd05db6..42b6fb1912 100644\n--- a/target/i386/mshv/mshv-cpu.c\n+++ b/target/i386/mshv/mshv-cpu.c\n@@ -1595,6 +1595,19 @@ void mshv_arch_init_vcpu(CPUState *cpu)\n + sizeof(hv_input_get_vp_registers)\n > HV_HYP_PAGE_SIZE));\n \n+\n+ /* mmap the registers page */\n+ void *rp = mmap(NULL, page, PROT_READ | PROT_WRITE,\n+ MAP_SHARED, mshv_vcpufd(cpu),\n+ MSHV_VP_MMAP_OFFSET_REGISTERS * page);\n+ if (rp == MAP_FAILED) {\n+ warn_report(\"register page mmap failed, falling back to hypercalls: %s\",\n+ strerror(errno));\n+ env->regs_page = NULL;\n+ } else {\n+ env->regs_page = (struct hv_vp_register_page *) rp;\n+ }\n+\n state->hvcall_args.base = mem;\n state->hvcall_args.input_page = mem;\n state->hvcall_args.output_page = (uint8_t *)mem + page;\n@@ -1608,6 +1621,11 @@ void mshv_arch_destroy_vcpu(CPUState *cpu)\n CPUX86State *env = &x86_cpu->env;\n AccelCPUState *state = cpu->accel;\n \n+ /* Unmap the register page */\n+ if (env->regs_page) {\n+ munmap(env->regs_page, HV_HYP_PAGE_SIZE);\n+ env->regs_page = NULL;\n+ }\n g_free(state->hvcall_args.base);\n state->hvcall_args = (MshvHvCallArgs){0};\n g_clear_pointer(&env->emu_mmio_buf, g_free);\n","prefixes":["4/6"]}