{"id":2229517,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2229517/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pwm/patch/20260428-03-k3-pwm-drv-v2-2-a532bbe45556@kernel.org/","project":{"id":38,"url":"http://patchwork.ozlabs.org/api/1.1/projects/38/?format=json","name":"Linux PWM development","link_name":"linux-pwm","list_id":"linux-pwm.vger.kernel.org","list_email":"linux-pwm@vger.kernel.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260428-03-k3-pwm-drv-v2-2-a532bbe45556@kernel.org>","date":"2026-04-28T10:46:51","name":"[v2,2/2] pwm: pxa: Add optional bus clock","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"6962f80da550b07ded7cbe095017f1cdf61b1ee8","submitter":{"id":91543,"url":"http://patchwork.ozlabs.org/api/1.1/people/91543/?format=json","name":"Yixun Lan","email":"dlan@kernel.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/linux-pwm/patch/20260428-03-k3-pwm-drv-v2-2-a532bbe45556@kernel.org/mbox/","series":[{"id":501827,"url":"http://patchwork.ozlabs.org/api/1.1/series/501827/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pwm/list/?series=501827","date":"2026-04-28T10:46:50","name":"pwm: spacemit: Add Support for K3 SoC","version":2,"mbox":"http://patchwork.ozlabs.org/series/501827/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2229517/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2229517/checks/","tags":{},"headers":{"Return-Path":"\n ","X-Original-To":["incoming@patchwork.ozlabs.org","linux-pwm@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=kernel.org header.i=@kernel.org header.a=rsa-sha256\n header.s=k20201202 header.b=LLaKGxOk;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c15:e001:75::12fc:5321; helo=sin.lore.kernel.org;\n envelope-from=linux-pwm+bounces-8739-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org\n header.b=\"LLaKGxOk\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=10.30.226.201"],"Received":["from sin.lore.kernel.org (sin.lore.kernel.org\n [IPv6:2600:3c15:e001:75::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g4dRP3hvNz1xvV\n\tfor ; Tue, 28 Apr 2026 21:26:09 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sin.lore.kernel.org (Postfix) with ESMTP id 34ADF309F845\n\tfor ; Tue, 28 Apr 2026 10:58:24 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id AD4F63FB7F4;\n\tTue, 28 Apr 2026 10:47:37 +0000 (UTC)","from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org\n [10.30.226.201])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 801283FB7EF;\n\tTue, 28 Apr 2026 10:47:37 +0000 (UTC)","by smtp.kernel.org (Postfix) with ESMTPSA id 00BC3C2BCB6;\n\tTue, 28 Apr 2026 10:47:32 +0000 (UTC)"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1777373257; cv=none;\n b=NWKJlesKeqJxat8RZlYi0CvV97BYLKs0dRfrgweGHmiCy1Au7RqAoCrOkIikjTGkK6JtVjgE6Eo62TEF6exUY5uehxBYvUoCY5fpC2FFgzdx5v5KZ7hysps80mxiCUiPl0418KA4HEkE5z1UAueBozdZ79/jzblue5afFrwPLKg=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1777373257; c=relaxed/simple;\n\tbh=9I3S+ZMjQ+CX5ruVFO8hHEKt9n+ligax17wFo6u0nUQ=;\n\th=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References:\n\t In-Reply-To:To:Cc;\n b=VCi4egTeulUrRbYu3LXFWmRpoVXSZTiLxGK9Nkfigy6fZiPVyGpcRcPOs2tuaUaTO2ikUUsXkJfRkt5diTtPlyGJYRjQXaMTqby5CQK5HlCDsEop+RqwuuiU3mwqCm/WoeKprN+luki5WdnXogU695kKDci8ifKYKbGb4i7kcHM=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org\n header.b=LLaKGxOk; arc=none smtp.client-ip=10.30.226.201","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;\n\ts=k20201202; t=1777373257;\n\tbh=9I3S+ZMjQ+CX5ruVFO8hHEKt9n+ligax17wFo6u0nUQ=;\n\th=From:Date:Subject:References:In-Reply-To:To:Cc:From;\n\tb=LLaKGxOk+VWT+nhOtElYEmSHoBxPwYg5VhZBk2DO3Xqml+wqTAqlswriKiVLSTGje\n\t KgNT7xSoJomNUjvdRWAQLWensYeNVB9Ya1KoDC0N1a1dR81zL947cJrDZMSrUkzkTi\n\t EtVPQ7afGwgNbk9mhMxbeDFxw3L21FloiOTXKxdDAABDj+oIqupSkXqjGbFYxAOq2D\n\t KEp+xa+hnNTnDAbFs4z3chsN8YUow7r7M1BUTqKim0ItNhQ82LrHQaDaYvLIxmmT1K\n\t jtXNM8wdIPfWuevSRemc365GRbSW+gx7hHoSXLbysRDaQ2nyyoFQoP8OruOpiIcnGW\n\t PBmnV6PwKTVsQ==","From":"Yixun Lan ","Date":"Tue, 28 Apr 2026 10:46:51 +0000","Subject":"[PATCH v2 2/2] pwm: pxa: Add optional bus clock","Precedence":"bulk","X-Mailing-List":"linux-pwm@vger.kernel.org","List-Id":"","List-Subscribe":"","List-Unsubscribe":"","MIME-Version":"1.0","Content-Type":"text/plain; charset=\"utf-8\"","Content-Transfer-Encoding":"7bit","Message-Id":"<20260428-03-k3-pwm-drv-v2-2-a532bbe45556@kernel.org>","References":"<20260428-03-k3-pwm-drv-v2-0-a532bbe45556@kernel.org>","In-Reply-To":"<20260428-03-k3-pwm-drv-v2-0-a532bbe45556@kernel.org>","To":"=?utf-8?q?Uwe_Kleine-K=C3=B6nig?= ,\n Rob Herring , Krzysztof Kozlowski ,\n Conor Dooley ,\n =?utf-8?q?Duje_Mihanovi=C4=87?= ","Cc":"linux-pwm@vger.kernel.org, devicetree@vger.kernel.org,\n linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org,\n spacemit@lists.linux.dev, Yixun Lan ","X-Mailer":"b4 0.14.3","X-Developer-Signature":"v=1; a=openpgp-sha256; l=1372; i=dlan@kernel.org;\n h=from:subject:message-id; bh=9I3S+ZMjQ+CX5ruVFO8hHEKt9n+ligax17wFo6u0nUQ=;\n b=owEB6QIW/ZANAwAKATGq6kdZTbvtAcsmYgBp8JA2t6Oh3boo/AQsj6aqlzUcUURaIZlQZlq6U\n Zf4kLhr1jSJAq8EAAEKAJkWIQS1urjJwxtxFWcCI9wxqupHWU277QUCafCQNhsUgAAAAAAEAA5t\n YW51MiwyLjUrMS4xMiwyLDJfFIAAAAAALgAoaXNzdWVyLWZwckBub3RhdGlvbnMub3BlbnBncC5\n maWZ0aGhvcnNlbWFuLm5ldEI1QkFCOEM5QzMxQjcxMTU2NzAyMjNEQzMxQUFFQTQ3NTk0REJCRU\n QACgkQMarqR1lNu+3jOQ//Y8FpkguGvfJYxeQJkXpK+fjeQHQoHtHMKdwNvQ60UOtgYSVOZTjD3\n mzQnZSlcpRU02iACF6nCZmZ3+eAlIbXi6nLDgkyrNg4RMIu8sch19RdUhr5mVmCytb+o8YRiRD1\n VMD3HIbHg1BhezDY/cvYFP/GUpfA93JtELUhUGU6oWUhIDZzH78e0QwMLhVNCXwRn+oL+Lx4obG\n 87QtXW9V3RXUMQTiXGhmwJRciAEX4rNHzpv8gDiOfsQ1AtBjh+uO/5rNigTvq12zQhSi640q8Va\n iNJAivx6BvDjVpEJo9Z5mWQvU+Vr4tiaLkAiAkYE9YgzPvgc4SsWeVwlm8xXnRvcwttcPI3KWqN\n toDgHLdk+wH92E1xbkWy7CxprSsJAnnBuS4UVl/ch6Hp0CqxPHb9VLu9AasuYNG2PhjuuV6VeG8\n scynopWwrZqpauSNPVbZLchwlV+zxbLslJuy/qz/mOu00CGqwUmvR9XhvFKLvCgcCsJqN3MH24B\n kB7zxIwUrAYNm/r2mpCUqHB1hxB31VVH2UjYyaSSTjQjjAn+KMbi7elgKNrPVNi43MnY7+8/azd\n 2Vy+BdqhRmdPzEmOZPtWnzpt1yV8yFnHO3wCBGwJLNHUPyZ89J1M4rmjuVaBxz+zl3pd60kSuqM\n mqpuohQ8cjZs5fG5me1Acf6aIsQg/s=","X-Developer-Key":"i=dlan@kernel.org; a=openpgp;\n fpr=50B03A1A5CBCD33576EF8CD7920C0DBCAABEFD55"},"content":"Add one secondary optional bus clock for the PWM PXA driver, also keep it\ncompatible with old single clock.\n\nThe SpacemiT K3 SoC require a bus clock for PWM controller, acquire and\nenable it during probe phase.\n\nSigned-off-by: Yixun Lan \n---\n drivers/pwm/pwm-pxa.c | 8 +++++++-\n 1 file changed, 7 insertions(+), 1 deletion(-)","diff":"diff --git a/drivers/pwm/pwm-pxa.c b/drivers/pwm/pwm-pxa.c\nindex 0f5bdb0e395e..80d2fa10919f 100644\n--- a/drivers/pwm/pwm-pxa.c\n+++ b/drivers/pwm/pwm-pxa.c\n@@ -161,6 +161,7 @@ static int pwm_probe(struct platform_device *pdev)\n \tconst struct platform_device_id *id = platform_get_device_id(pdev);\n \tstruct pwm_chip *chip;\n \tstruct pxa_pwm_chip *pc;\n+\tstruct clk *bus_clk;\n \tstruct device *dev = &pdev->dev;\n \tstruct reset_control *rst;\n \tint ret = 0;\n@@ -177,7 +178,12 @@ static int pwm_probe(struct platform_device *pdev)\n \t\treturn PTR_ERR(chip);\n \tpc = to_pxa_pwm_chip(chip);\n \n-\tpc->clk = devm_clk_get(dev, NULL);\n+\tbus_clk = devm_clk_get_optional_enabled(dev, \"bus\");\n+\tif (IS_ERR(bus_clk))\n+\t\treturn dev_err_probe(dev, PTR_ERR(bus_clk), \"Failed to get bus clock\\n\");\n+\n+\t/* Get named func clk if bus clock is valid */\n+\tpc->clk = devm_clk_get(dev, bus_clk ? \"func\" : NULL);\n \tif (IS_ERR(pc->clk))\n \t\treturn dev_err_probe(dev, PTR_ERR(pc->clk), \"Failed to get clock\\n\");\n \n","prefixes":["v2","2/2"]}