{"id":2229307,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2229307/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-tegra/patch/20260428051216.2746030-1-sheetal@nvidia.com/","project":{"id":21,"url":"http://patchwork.ozlabs.org/api/1.1/projects/21/?format=json","name":"Linux Tegra Development","link_name":"linux-tegra","list_id":"linux-tegra.vger.kernel.org","list_email":"linux-tegra@vger.kernel.org","web_url":null,"scm_url":null,"webscm_url":null},"msgid":"<20260428051216.2746030-1-sheetal@nvidia.com>","date":"2026-04-28T05:12:16","name":"ASoC: tegra: Add S8 PCM format support for MVC","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"5e5a2f6f06c1fed5ee5484b68a521322ddfc0981","submitter":{"id":87986,"url":"http://patchwork.ozlabs.org/api/1.1/people/87986/?format=json","name":"Sheetal","email":"sheetal@nvidia.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/linux-tegra/patch/20260428051216.2746030-1-sheetal@nvidia.com/mbox/","series":[{"id":501762,"url":"http://patchwork.ozlabs.org/api/1.1/series/501762/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-tegra/list/?series=501762","date":"2026-04-28T05:12:16","name":"ASoC: tegra: Add S8 PCM format support for MVC","version":1,"mbox":"http://patchwork.ozlabs.org/series/501762/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2229307/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2229307/checks/","tags":{},"headers":{"Return-Path":"\n <linux-tegra+bounces-14017-incoming=patchwork.ozlabs.org@vger.kernel.org>","X-Original-To":["incoming@patchwork.ozlabs.org","linux-tegra@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=WL2P/NFh;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c09:e001:a7::12fc:5321; helo=sto.lore.kernel.org;\n envelope-from=linux-tegra+bounces-14017-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=\"WL2P/NFh\"","smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=52.101.85.32","smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com","smtp.subspace.kernel.org;\n spf=fail smtp.mailfrom=nvidia.com"],"Received":["from sto.lore.kernel.org (sto.lore.kernel.org\n [IPv6:2600:3c09:e001:a7::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g4T93093pz1xvV\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 28 Apr 2026 15:13:10 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sto.lore.kernel.org (Postfix) with ESMTP id 71CF3300DEEF\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 28 Apr 2026 05:13:06 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id B8DDB3128B6;\n\tTue, 28 Apr 2026 05:13:05 +0000 (UTC)","from BYAPR05CU005.outbound.protection.outlook.com\n (mail-westusazon11010032.outbound.protection.outlook.com [52.101.85.32])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 667BC2DF6F4;\n\tTue, 28 Apr 2026 05:13:04 +0000 (UTC)","from CY8PR12CA0067.namprd12.prod.outlook.com (2603:10b6:930:4c::7)\n by CY8PR12MB7684.namprd12.prod.outlook.com (2603:10b6:930:87::16) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9870.16; Tue, 28 Apr\n 2026 05:12:58 +0000","from CY4PEPF0000EE3E.namprd03.prod.outlook.com\n (2603:10b6:930:4c:cafe::4) by CY8PR12CA0067.outlook.office365.com\n (2603:10b6:930:4c::7) with Microsoft SMTP Server (version=TLS1_3,\n cipher=TLS_AES_256_GCM_SHA384) id 15.20.9846.26 via Frontend Transport; Tue,\n 28 Apr 2026 05:12:58 +0000","from mail.nvidia.com (216.228.117.160) by\n CY4PEPF0000EE3E.mail.protection.outlook.com (10.167.242.16) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.9846.18 via Frontend Transport; Tue, 28 Apr 2026 05:12:58 +0000","from rnnvmail204.nvidia.com (10.129.68.6) by mail.nvidia.com\n (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 27 Apr\n 2026 22:12:38 -0700","from rnnvmail202.nvidia.com (10.129.68.7) by rnnvmail204.nvidia.com\n (10.129.68.6) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 27 Apr\n 2026 22:12:38 -0700","from build-sheetal-bionic-20251202.nvidia.com (10.127.8.14) by\n mail.nvidia.com (10.129.68.7) with Microsoft SMTP Server id 15.2.2562.20 via\n Frontend Transport; Mon, 27 Apr 2026 22:12:37 -0700"],"ARC-Seal":["i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1777353185; cv=fail;\n b=sGw6IqpekRaT7IrGvp1g3el0gdTlU0m8aXmYuwCY2aZhUSA6gQ4Bev3NgGIKY8cSMV+vHtVkKsZGE5rgXmPNQjVy1dMyLFEMzrGevEhSx07Uipn1fvLnxbSDhCOAyU4R7xc8gZlWC48hp0yGyO38s3EmFFMOKvnrDd5rW9HOjhY=","i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=c+37PdsXhcZqF+HX4g/4ZjpxcsWe5GzuNkHapsz6YU/Frq9RMWLjKBoJ82mLRTgrwLVk4G2euB/ZWcsI6lOi8U42Cq/Spg5ZhKRjgVzXCnjLcN62oGW7owyEcx6hK+10yyy+EdPHIiA9zslM1oFBd5Jtzjdo163RXFtgKyQZo2/oNQqd3cJy3MJGrlhu1t6EZBUUBuQJDmpoz7OPLYL9oN/Ix3ApKJsUY4w/wxoAep/sBSR+I9k9VM9XLeKhjEcuuciFaI3QMX7D0iV3dsu+AaH9Xs/k/9tfiR/HycWELeXmnKxxbLDcvktkZxrVfsK5i27ESPizNWi12Kjsi8wI2A=="],"ARC-Message-Signature":["i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1777353185; c=relaxed/simple;\n\tbh=JPbTUHrn/KKX+CHDzOzeXbsUWczSHwOhc6FhaHpw7hs=;\n\th=From:To:CC:Subject:Date:Message-ID:MIME-Version:Content-Type;\n b=u65iyehAlphgBP0nz5vdUA8xfK7iafI57Jv7zecvo+7zUdsVFncdsVKpj+mNUeTI5xNrQfyvO/UfVBGwYDaKXg1nd78QNILEWF7RrM6kium8ziWcwU6HeDDCyY2aJ/MijYOWgm9zINKSCB5emls308FatEed/i1nzHSrRy2wHW4=","i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=wZalfikKIJwQCUi4YVHaEjl5XxHCG7LKeCudHPzrha4=;\n b=hyyEpJ+0Dkj04Jx+ahbnpRAWovMwvQUjIcbw5Ik6KClNUm4AtkmIp01zvM8m9ol/KqyqRsAUqY6NAIK7uQTCh8QlhryJJ7yepNh423tjfbGHubz8bpILv2NhW1WcUEOnvNdXYkeUplXeX35h5NxJiDOWjQUIup+Z4KHAkO23zCw/VOXgWK36oOnJtgOPtP4gVGshzo3tFu6XArgpNiCR/Ea9dLMdKM7oGpOiVOLZRDUi5jnVc/0Q6sBQ4MOo2BBjMReTAAT1Ney2TEjWv1aIXT795+9mUD+B88eZSwQMYHMN76paYkYS3GkiYwpnpHA/d3w16Ul7t776SzlHntphsQ=="],"ARC-Authentication-Results":["i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com;\n spf=fail smtp.mailfrom=nvidia.com;\n dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=WL2P/NFh; arc=fail smtp.client-ip=52.101.85.32","i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.117.160) smtp.rcpttodomain=gmail.com smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none (0)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=wZalfikKIJwQCUi4YVHaEjl5XxHCG7LKeCudHPzrha4=;\n b=WL2P/NFhTCzenq5xv1xUKjH4LH1acJfqBDV1vh/MNIiYK10IcwwfteMCAeZglngdKMRjjqe+3xdDrNWcQdcpsvKkSLBh0IVTIXFl+EbRc1XVDk+47RnVNqlY3pSnl2wXUQlhRjOXKhchKzipv+e6u4X8Rn8E1ZY4Ge3sLiNAjqUV+buV57qifpE9+Weh8rlK74RBIiGehssDqWS/H4HTNyrlMgRI5JiGaOgpbHZi/5rBUbECgiCNzDPDdvBsagWmu/C4/GLHvJCxTV4eN5qM5Ftcin3gHM2XLn6PKRCCclWBYRMrYSlHO34hAJcem61FWQzitKDHuarycW/o2lvO/w==","X-MS-Exchange-Authentication-Results":"spf=pass (sender IP is 216.228.117.160)\n smtp.mailfrom=nvidia.com; dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;","Received-SPF":"Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.117.160 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C","From":"Sheetal <sheetal@nvidia.com>","To":"Liam Girdwood <lgirdwood@gmail.com>, Mark Brown <broonie@kernel.org>","CC":"Jaroslav Kysela <perex@perex.cz>, Takashi Iwai <tiwai@suse.com>, \"Thierry\n Reding\" <thierry.reding@kernel.org>, Jonathan Hunter <jonathanh@nvidia.com>,\n\tKuninori Morimoto <kuninori.morimoto.gx@renesas.com>, Mohan Kumar\n\t<mkumard@nvidia.com>, Sameer Pujar <spujar@nvidia.com>,\n\t<linux-sound@vger.kernel.org>, <linux-tegra@vger.kernel.org>,\n\t<linux-kernel@vger.kernel.org>, Anupama Kunkulagunta\n\t<akunkulagunt@nvidia.com>, Sheetal <sheetal@nvidia.com>","Subject":"[PATCH] ASoC: tegra: Add S8 PCM format support for MVC","Date":"Tue, 28 Apr 2026 05:12:16 +0000","Message-ID":"<20260428051216.2746030-1-sheetal@nvidia.com>","X-Mailer":"git-send-email 2.17.1","Precedence":"bulk","X-Mailing-List":"linux-tegra@vger.kernel.org","List-Id":"<linux-tegra.vger.kernel.org>","List-Subscribe":"<mailto:linux-tegra+subscribe@vger.kernel.org>","List-Unsubscribe":"<mailto:linux-tegra+unsubscribe@vger.kernel.org>","MIME-Version":"1.0","Content-Type":"text/plain","X-NV-OnPremToCloud":"ExternallySecured","X-EOPAttributedMessage":"0","X-MS-PublicTrafficType":"Email","X-MS-TrafficTypeDiagnostic":"CY4PEPF0000EE3E:EE_|CY8PR12MB7684:EE_","X-MS-Office365-Filtering-Correlation-Id":"27549537-c7a9-4ea9-a8a2-08dea4e4d045","X-MS-Exchange-SenderADCheck":"1","X-MS-Exchange-AntiSpam-Relay":"0","X-Microsoft-Antispam":"\n\tBCL:0;ARA:13230040|36860700016|376014|1800799024|82310400026|56012099003|18002099003;","X-Microsoft-Antispam-Message-Info":"\n\t8tXBZtVEMnorALjj2RJkTM+l5l5emOgD19cyv0jUJFUbUNHPgCB3hti+a4D4P7ZKCrmgc9wEIRruLu5WFxjr9ffH7mI52qUL7o6mfNqBRk+qaY+Q6gkneuTrbM7azJIuH959t+gU/+z6l16wxoN9FMcbUFHxxZo5r6asujXDXVpGQ5PO9ZnGnifOueHmUF6EQxZZKBopd09CNqprkkrTKCzUhC9UoyETkr+ihwEEMuVNT80cvI7/WplZQ07U9V9OSfEQJGqgl59VzjFn3xMh0IHVV2DXD+igT992MinXCO1lOayRIkHQDq3+LAvoqnhk0Y9Vp+4QOP/0f4RhKfjpvo+yZaoLGGV/BtynG/yPEShtRggnOvC4C37ftwh8t4oHeD4+CsXv+BrVULrV3YDy3YcuDgmQX6WiKQgpCdURsM5xnvB4DX8vX2ie0E96rVq0iYLA8TeKJsZqk8BBpPxZU0R4SN9b5UhaYGoUlXP55/lq3rtGqutfK7J03ZeGwK7qmftMKHrV1++n6iRjBJK+sUkm/N+f4y9m4uaIaSW0zs1v2aR5n4TcdmdRr34fJeO64SNV2YXA6/GucckUNzlKjDPWasiH5TiIrBkOc360pUmYo1b5ofsKy0UdIsHdrb1wQlioPP4I/UjBlodWSY9tt7I9meLsMqeMt60slOYOQtlElcdkdKphfCecTExeFMW8R58bifo4byNkc4hM/mqhS7C6zCoUULGwfr1DCvUiIAiAOXywN5upG97sUa+5lJ+S6kdlWXgWjWgP+AjKi3Ftdw==","X-Forefront-Antispam-Report":"\n\tCIP:216.228.117.160;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge1.nvidia.com;CAT:NONE;SFS:(13230040)(36860700016)(376014)(1800799024)(82310400026)(56012099003)(18002099003);DIR:OUT;SFP:1101;","X-MS-Exchange-AntiSpam-MessageData-ChunkCount":"1","X-MS-Exchange-AntiSpam-MessageData-0":"\n\t1JwRxHSuOM/1XFtlCGYMEO5qmjNdmE24gZB+b4H5gVUxLWhul+obLF93F6Tlos3et3+l30M7txxR/+tbuAsMKinq1cgN/FRUVV5LUEgr8X2Iqn5DjjQLpFa4AGAEFck2qTje0T4BTwSy8sv7pbbYqv5vcAuV8f51gXDgE2I3A8NWvJoPoEQ02b30Om4+OeynSpIJrHkTVqgAtHhdNEKWqSJjl7lpARIisr6DLLWkXiagd8SfhtesDfFrJSRh+3TIh52BcTwtSZCyaumsgttzSySH28SxCq8ey5nbKY8etP2rROcQxhr8Q2gTaZZVy46nKCKkxzoDGzlJ3VCSaXDHlPRVhhlXJ7y+/B2rMPR7BcbVZ/dwZ5z34dw4Ys5yDG4bI8k2eV8ovxQetXZTFaGhXaWD5JF1YQJEFgUcsance0fyt6fNySCsRQpV4+dNxEZ3","X-OriginatorOrg":"Nvidia.com","X-MS-Exchange-CrossTenant-OriginalArrivalTime":"28 Apr 2026 05:12:58.5511\n (UTC)","X-MS-Exchange-CrossTenant-Network-Message-Id":"\n 27549537-c7a9-4ea9-a8a2-08dea4e4d045","X-MS-Exchange-CrossTenant-Id":"43083d15-7273-40c1-b7db-39efd9ccc17a","X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp":"\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com]","X-MS-Exchange-CrossTenant-AuthSource":"\n\tCY4PEPF0000EE3E.namprd03.prod.outlook.com","X-MS-Exchange-CrossTenant-AuthAs":"Anonymous","X-MS-Exchange-CrossTenant-FromEntityHeader":"HybridOnPrem","X-MS-Exchange-Transport-CrossTenantHeadersStamped":"CY8PR12MB7684"},"content":"From: \"Anupama Kunkulagunta\" <akunkulagunt@nvidia.com>\n\nAdd handling for SNDRV_PCM_FORMAT_S8 in the MVC audio CIF\nconfiguration. This allows 8-bit PCM streams to be processed\nby setting the appropriate TEGRA_ACIF_BITS_8 format in the\nCIF configuration.\n\nSigned-off-by: Anupama Kunkulagunta <akunkulagunt@nvidia.com>\nSigned-off-by: Sheetal <sheetal@nvidia.com>\n---\n sound/soc/tegra/tegra210_mvc.c | 5 ++++-\n 1 file changed, 4 insertions(+), 1 deletion(-)","diff":"diff --git a/sound/soc/tegra/tegra210_mvc.c b/sound/soc/tegra/tegra210_mvc.c\nindex 2c299704ef4f..07b88e5f18ae 100644\n--- a/sound/soc/tegra/tegra210_mvc.c\n+++ b/sound/soc/tegra/tegra210_mvc.c\n@@ -438,6 +438,9 @@ static int tegra210_mvc_set_audio_cif(struct tegra210_mvc *mvc,\n \tchannels = params_channels(params);\n \n \tswitch (params_format(params)) {\n+\tcase SNDRV_PCM_FORMAT_S8:\n+\t\taudio_bits = TEGRA_ACIF_BITS_8;\n+\t\tbreak;\n \tcase SNDRV_PCM_FORMAT_S16_LE:\n \t\taudio_bits = TEGRA_ACIF_BITS_16;\n \t\tbreak;\n","prefixes":[]}