{"id":2229171,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2229171/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260427205024.254677-5-superm1@kernel.org/","project":{"id":28,"url":"http://patchwork.ozlabs.org/api/1.1/projects/28/?format=json","name":"Linux PCI development","link_name":"linux-pci","list_id":"linux-pci.vger.kernel.org","list_email":"linux-pci@vger.kernel.org","web_url":null,"scm_url":null,"webscm_url":null},"msgid":"<20260427205024.254677-5-superm1@kernel.org>","date":"2026-04-27T20:50:22","name":"[v2,4/6] PCI/PM: Run bridge power up actions as part of restore phase","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"15b86971b4386293e0bc24b1589ec0b212ec4304","submitter":{"id":88834,"url":"http://patchwork.ozlabs.org/api/1.1/people/88834/?format=json","name":"Mario Limonciello (AMD)","email":"superm1@kernel.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260427205024.254677-5-superm1@kernel.org/mbox/","series":[{"id":501725,"url":"http://patchwork.ozlabs.org/api/1.1/series/501725/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/list/?series=501725","date":"2026-04-27T20:50:20","name":"Improvements to PCI hibernate path","version":2,"mbox":"http://patchwork.ozlabs.org/series/501725/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2229171/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2229171/checks/","tags":{},"headers":{"Return-Path":"\n ","X-Original-To":["incoming@patchwork.ozlabs.org","linux-pci@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=kernel.org header.i=@kernel.org header.a=rsa-sha256\n header.s=k20201202 header.b=IcarLd6/;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=172.234.253.10; helo=sea.lore.kernel.org;\n envelope-from=linux-pci+bounces-53257-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org\n header.b=\"IcarLd6/\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=10.30.226.201"],"Received":["from sea.lore.kernel.org (sea.lore.kernel.org [172.234.253.10])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g4G5N1Lddz1xvV\n\tfor ; Tue, 28 Apr 2026 06:54:16 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id 1C3403040A97\n\tfor ; Mon, 27 Apr 2026 20:51:19 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 006D8396D3D;\n\tMon, 27 Apr 2026 20:50:43 +0000 (UTC)","from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org\n [10.30.226.201])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 02CE3394498;\n\tMon, 27 Apr 2026 20:50:38 +0000 (UTC)","by smtp.kernel.org (Postfix) with ESMTPSA id 67BA9C2BCF6;\n\tMon, 27 Apr 2026 20:50:36 +0000 (UTC)"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1777323039; cv=none;\n b=cq1YSMbOp6eXJo64KUvUW0S22nMMs2C4TrzY51LSfLRa6oQPsJ9iamt+Ig2jFjv7aWu+yeS8ksi+PzhG0TtJIV1aFQw7+xYlNxkMC6qH9HoRnl6gMsrr2atpkCWKAOQhHZYeCu54VP4m1IRU7gNkP+gnz3BfsMsgMDgSbf9MOQo=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1777323039; c=relaxed/simple;\n\tbh=sPxWKehtBU3nSAf+5nl2keVUjdobnlSMeJkZWg4OaSQ=;\n\th=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version;\n b=sOVZKv6VusQmpGquZV72B0j92PaefL6e2M8niIH51cCeQHSbmh2mScYAoeqpBNjkCgWfUp3XGHqUV+RsspY5d8QO+LcKXiL33+4Q7yLL6N9ofns+l1g52rjAaUW+kHEOxzrKqgvIiyZlPsBdgp3JLb4x2L15BvQHWYD3Si0R3Qc=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org\n header.b=IcarLd6/; arc=none smtp.client-ip=10.30.226.201","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;\n\ts=k20201202; t=1777323037;\n\tbh=sPxWKehtBU3nSAf+5nl2keVUjdobnlSMeJkZWg4OaSQ=;\n\th=From:To:Cc:Subject:Date:In-Reply-To:References:From;\n\tb=IcarLd6/nnG2tygmqd/sUdWwKPT++xf0ZGc9rdkq3frrAJ0KDUn/votKnSvknQkbU\n\t Ia4r9U6ou/L8a+y2tyuaBO6T1MMXk8K8TLvLXKXqA75Pla9i8GWafzDyaRb0sncGPy\n\t 7EBlpiAmUHObkUG8iUpu+mVQfEqAGwFt1C8B4k1RiWMdM3H/jITGUNVpVrPzUjB1Lu\n\t gMcBIGOSmQKQmRWUZQ2nt09MkLcLHqlyJVpBPKmIqtF8TYzMRnVPCYre8aufznug4k\n\t vWx4ooFYXX65JiMUWiWWrafZOUwHjjjDy5Ohgljpg22oqwBMQIWZF5ym8mHMqRikig\n\t n2vFaUuRjasPA==","From":"\"Mario Limonciello (AMD)\" ","To":"Bjorn Helgaas ,\n\tlinux-pci@vger.kernel.org (open list:PCI SUBSYSTEM)","Cc":"linux-pci@vger.kernel.org (open list:PCI SUBSYSTEM),\n\tlinux-kernel@vger.kernel.org (open list),\n\t\"Rafael J . Wysocki\" ,\n\tLukas Wunner ,\n\tlinux-pm@vger.kernel.org,\n\t\"Mario Limonciello (AMD)\" ,\n\tEric Naim ","Subject":"[PATCH v2 4/6] PCI/PM: Run bridge power up actions as part of restore\n phase","Date":"Mon, 27 Apr 2026 15:50:22 -0500","Message-ID":"<20260427205024.254677-5-superm1@kernel.org>","X-Mailer":"git-send-email 2.53.0","In-Reply-To":"<20260427205024.254677-1-superm1@kernel.org>","References":"<20260427205024.254677-1-superm1@kernel.org>","Precedence":"bulk","X-Mailing-List":"linux-pci@vger.kernel.org","List-Id":"","List-Subscribe":"","List-Unsubscribe":"","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit"},"content":"Suspend resume actions will check the state of the device and whether\nbus PM should be skipped. These same actions make sense during hibernation\nimage restore. Apply them there as well.\n\nTested-by: Eric Naim \nSigned-off-by: Mario Limonciello (AMD) \n---\n drivers/pci/pci-driver.c | 5 +++++\n 1 file changed, 5 insertions(+)","diff":"diff --git a/drivers/pci/pci-driver.c b/drivers/pci/pci-driver.c\nindex bfb521eb0eed7..793af4af2971b 100644\n--- a/drivers/pci/pci-driver.c\n+++ b/drivers/pci/pci-driver.c\n@@ -1273,10 +1273,15 @@ static int pci_pm_restore_noirq(struct device *dev)\n {\n \tstruct pci_dev *pci_dev = to_pci_dev(dev);\n \tconst struct dev_pm_ops *pm = dev->driver ? dev->driver->pm : NULL;\n+\tpci_power_t prev_state = pci_dev->current_state;\n+\tbool skip_bus_pm = pci_dev->skip_bus_pm;\n \n \tpci_pm_default_resume_early(pci_dev);\n \tpci_fixup_device(pci_fixup_resume_early, pci_dev);\n \n+\tif (!skip_bus_pm && prev_state == PCI_D3cold)\n+\t\tpci_pm_bridge_power_up_actions(pci_dev);\n+\n \tif (pci_has_legacy_pm_support(pci_dev))\n \t\treturn 0;\n \n","prefixes":["v2","4/6"]}