{"id":2229168,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2229168/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260427205024.254677-6-superm1@kernel.org/","project":{"id":28,"url":"http://patchwork.ozlabs.org/api/1.1/projects/28/?format=json","name":"Linux PCI development","link_name":"linux-pci","list_id":"linux-pci.vger.kernel.org","list_email":"linux-pci@vger.kernel.org","web_url":null,"scm_url":null,"webscm_url":null},"msgid":"<20260427205024.254677-6-superm1@kernel.org>","date":"2026-04-27T20:50:23","name":"[v2,5/6] PCI/PM: Use pci_power_manageable() in pci_pm_poweroff_noirq()","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"7bba2dc48abee69ae00ab66a4768e07679968edf","submitter":{"id":88834,"url":"http://patchwork.ozlabs.org/api/1.1/people/88834/?format=json","name":"Mario Limonciello (AMD)","email":"superm1@kernel.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260427205024.254677-6-superm1@kernel.org/mbox/","series":[{"id":501725,"url":"http://patchwork.ozlabs.org/api/1.1/series/501725/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/list/?series=501725","date":"2026-04-27T20:50:20","name":"Improvements to PCI hibernate path","version":2,"mbox":"http://patchwork.ozlabs.org/series/501725/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2229168/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2229168/checks/","tags":{},"headers":{"Return-Path":"\n <linux-pci+bounces-53256-incoming=patchwork.ozlabs.org@vger.kernel.org>","X-Original-To":["incoming@patchwork.ozlabs.org","linux-pci@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=kernel.org header.i=@kernel.org header.a=rsa-sha256\n header.s=k20201202 header.b=UPIK3IGY;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=172.105.105.114; helo=tor.lore.kernel.org;\n envelope-from=linux-pci+bounces-53256-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org\n header.b=\"UPIK3IGY\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=10.30.226.201"],"Received":["from tor.lore.kernel.org (tor.lore.kernel.org [172.105.105.114])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g4G1j6lygz1xvV\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 28 Apr 2026 06:51:05 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id 8F6863028F4F\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 27 Apr 2026 20:50:53 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id D6335393DC8;\n\tMon, 27 Apr 2026 20:50:38 +0000 (UTC)","from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org\n [10.30.226.201])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 5ACA238E5FE;\n\tMon, 27 Apr 2026 20:50:38 +0000 (UTC)","by smtp.kernel.org (Postfix) with ESMTPSA id 73E10C2BCB5;\n\tMon, 27 Apr 2026 20:50:37 +0000 (UTC)"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1777323038; cv=none;\n b=ccFOgXKEb+PIsA/F+3jatp6PsGsAOyq+GSMfbZNyuwq0miHBO9Qx3ARMgXiZ1tzQhtLW8id18YHSbn2iPtqdMktDQs22T/MHIDenJlkM49hPFEs33kAssCS5ap7NB520xjAohiIq6GE7tmGTkZc8y36PFX/8LtilWZBOd9COmWY=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1777323038; c=relaxed/simple;\n\tbh=Mvuxmuva0kDNJ/mqs+2loiDl+jGybnJOzh2+SFptSyI=;\n\th=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version;\n b=TIxduReS7uVqsw9PPKZVhLbhEzB0HTwsJV3MTH/bw/9d2OauWdR3u6o5TsJmLXppUu0K/jHvEEU1C7f1t97WPnm8YAMHds3GAG1hc8qjcQfG9FVsNc8MUd7G9u8Xi7CLaxft1g3g489DsghcuISz+jMK5atyM7GVQ2HvLvvhrAY=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org\n header.b=UPIK3IGY; arc=none smtp.client-ip=10.30.226.201","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;\n\ts=k20201202; t=1777323038;\n\tbh=Mvuxmuva0kDNJ/mqs+2loiDl+jGybnJOzh2+SFptSyI=;\n\th=From:To:Cc:Subject:Date:In-Reply-To:References:From;\n\tb=UPIK3IGYVtrFovBfacNIdpfayOVHrn5TKQ0L/cjBUkVUm90twM7hOxkO8JflwmFPA\n\t RiMD37yohHQK3sRv6DXriMLWV6tzNE8I8QTdmkIyFPJJ2SPPuRBlY9iypGDDMg0tUh\n\t ryfUo3WUXJrUUDZzaei5VJwa6i7pShejyNI7sh/9LdIEJxVhGBUOWfOjs/KA2FOl7C\n\t 0JMklnhkQklpx1BJK4fq9oCP51ZGZfRJ5yRHlTakp/raTLJwNS6YxlcnTBtDzt9rA6\n\t VLoHM8sTCie+eB27qSSNKUTtCJ3EtEZpV64XCIefqtuLNP+DgGNYa0ranRhTorGKQb\n\t DUOvls6Rpb9TA==","From":"\"Mario Limonciello (AMD)\" <superm1@kernel.org>","To":"Bjorn Helgaas <bhelgaas@google.com>,\n\tlinux-pci@vger.kernel.org (open list:PCI SUBSYSTEM)","Cc":"linux-pci@vger.kernel.org (open list:PCI SUBSYSTEM),\n\tlinux-kernel@vger.kernel.org (open list),\n\t\"Rafael J . Wysocki\" <rafael@kernel.org>,\n\tLukas Wunner <lukas@wunner.de>,\n\tlinux-pm@vger.kernel.org,\n\t\"Mario Limonciello (AMD)\" <superm1@kernel.org>,\n\tEric Naim <dnaim@cachyos.org>","Subject":"[PATCH v2 5/6] PCI/PM: Use pci_power_manageable() in\n pci_pm_poweroff_noirq()","Date":"Mon, 27 Apr 2026 15:50:23 -0500","Message-ID":"<20260427205024.254677-6-superm1@kernel.org>","X-Mailer":"git-send-email 2.53.0","In-Reply-To":"<20260427205024.254677-1-superm1@kernel.org>","References":"<20260427205024.254677-1-superm1@kernel.org>","Precedence":"bulk","X-Mailing-List":"linux-pci@vger.kernel.org","List-Id":"<linux-pci.vger.kernel.org>","List-Subscribe":"<mailto:linux-pci+subscribe@vger.kernel.org>","List-Unsubscribe":"<mailto:linux-pci+unsubscribe@vger.kernel.org>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit"},"content":"Devices with no subordinate should be put into D3 during hibernate, but\ndevices that have bridge_d3 set should also be put to sleep during\nhibernate. Adjust the check in pci_pm_poweroff_noirq() to use\npci_power_manageable() to cover those as well.\n\nTested-by: Eric Naim <dnaim@cachyos.org>\nSigned-off-by: Mario Limonciello (AMD) <superm1@kernel.org>\n---\n drivers/pci/pci-driver.c | 2 +-\n 1 file changed, 1 insertion(+), 1 deletion(-)","diff":"diff --git a/drivers/pci/pci-driver.c b/drivers/pci/pci-driver.c\nindex 793af4af2971b..3c82d818ee15b 100644\n--- a/drivers/pci/pci-driver.c\n+++ b/drivers/pci/pci-driver.c\n@@ -1254,7 +1254,7 @@ static int pci_pm_poweroff_noirq(struct device *dev)\n \t\t\treturn error;\n \t}\n \n-\tif (!pci_dev->state_saved && !pci_has_subordinate(pci_dev))\n+\tif (!pci_dev->state_saved && pci_power_manageable(pci_dev))\n \t\tpci_prepare_to_sleep(pci_dev);\n \n \t/*\n","prefixes":["v2","5/6"]}