{"id":2228921,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2228921/?format=json","web_url":"http://patchwork.ozlabs.org/project/uboot/patch/20260427135819.2577234-2-andre.przywara@arm.com/","project":{"id":18,"url":"http://patchwork.ozlabs.org/api/1.1/projects/18/?format=json","name":"U-Boot","link_name":"uboot","list_id":"u-boot.lists.denx.de","list_email":"u-boot@lists.denx.de","web_url":null,"scm_url":null,"webscm_url":null},"msgid":"<20260427135819.2577234-2-andre.przywara@arm.com>","date":"2026-04-27T13:58:18","name":"[v3,1/2] sunxi: H616: dram: fix LPDDR3 TPR6 parsing","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"46617f72fedffa2c2f6255e1c4b66147b41c65bb","submitter":{"id":61837,"url":"http://patchwork.ozlabs.org/api/1.1/people/61837/?format=json","name":"Andre Przywara","email":"andre.przywara@arm.com"},"delegate":{"id":114289,"url":"http://patchwork.ozlabs.org/api/1.1/users/114289/?format=json","username":"apritzel","first_name":"Andre","last_name":"Przywara","email":"andre.przywara@arm.com"},"mbox":"http://patchwork.ozlabs.org/project/uboot/patch/20260427135819.2577234-2-andre.przywara@arm.com/mbox/","series":[{"id":501653,"url":"http://patchwork.ozlabs.org/api/1.1/series/501653/?format=json","web_url":"http://patchwork.ozlabs.org/project/uboot/list/?series=501653","date":"2026-04-27T13:58:17","name":"sunxi: H616: DRAM: Fix TPR6 parameter parsing","version":3,"mbox":"http://patchwork.ozlabs.org/series/501653/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2228921/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2228921/checks/","tags":{},"headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (1024-bit key;\n unprotected) header.d=arm.com header.i=@arm.com header.a=rsa-sha256\n header.s=foss header.b=e0EP0de4;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=lists.denx.de\n (client-ip=2a01:238:438b:c500:173d:9f52:ddab:ee01; helo=phobos.denx.de;\n envelope-from=u-boot-bounces@lists.denx.de; receiver=patchwork.ozlabs.org)","phobos.denx.de;\n dmarc=fail (p=none dis=none) header.from=arm.com","phobos.denx.de;\n spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de","phobos.denx.de;\n\tdkim=fail reason=\"signature verification failed\" (1024-bit key;\n unprotected) header.d=arm.com header.i=@arm.com header.b=\"e0EP0de4\";\n\tdkim-atps=neutral","phobos.denx.de;\n dmarc=pass (p=none dis=none) header.from=arm.com","phobos.denx.de;\n spf=pass smtp.mailfrom=andre.przywara@arm.com"],"Received":["from phobos.denx.de (phobos.denx.de\n [IPv6:2a01:238:438b:c500:173d:9f52:ddab:ee01])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g44sq4j2xz1yHv\n\tfor ; Mon, 27 Apr 2026 23:58:39 +1000 (AEST)","from h2850616.stratoserver.net (localhost [IPv6:::1])\n\tby phobos.denx.de (Postfix) with ESMTP id 38F7B83BC4;\n\tMon, 27 Apr 2026 15:58:34 +0200 (CEST)","by phobos.denx.de (Postfix, from userid 109)\n id C856784178; Mon, 27 Apr 2026 15:58:30 +0200 (CEST)","from foss.arm.com (foss.arm.com [217.140.110.172])\n by phobos.denx.de (Postfix) with ESMTP id C407C83BC4\n for ; Mon, 27 Apr 2026 15:58:28 +0200 (CEST)","from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14])\n by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id A70E51684;\n Mon, 27 Apr 2026 06:58:22 -0700 (PDT)","from e142021.munich.arm.com (e142021.arm.com [10.41.150.145])\n by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 463F93F763;\n Mon, 27 Apr 2026 06:58:26 -0700 (PDT)"],"X-Spam-Checker-Version":"SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de","X-Spam-Level":"","X-Spam-Status":"No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,\n DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_BLOCKED,\n SPF_HELO_PASS,SPF_PASS autolearn=ham autolearn_force=no version=3.4.2","DKIM-Signature":"v=1; a=rsa-sha256; c=simple/simple; d=arm.com; s=foss;\n t=1777298308; bh=QZ1r7xvI3w3wqabz7J+d/q+8yyT/afyu1ZnTDuVW4fc=;\n h=From:To:Cc:Subject:Date:In-Reply-To:References:From;\n b=e0EP0de4qnzJtcjl3ZB/Uq71HNdxxPEbtZpAkMY6nf6z31p4U1hzASzqfi/DXG5uU\n 66NM21TzTUuOVibuCwlnPNTMvZ47SWOIccFmhOsPzuF3xqjaRogSVjveAAOeV2b9nW\n qGTN9oApIMzxxnnD/Bse8MdZ6u1doWpd2VuFeAs8=","From":"Andre Przywara ","To":"u-boot@lists.denx.de","Cc":"Jernej Skrabec ,\n Philippe Simons ,\n Paul Kocialkowski , linux-sunxi@lists.linux.dev,\n Mikhail Kalashnikov ,\n Cody Eksal ","Subject":"[PATCH v3 1/2] sunxi: H616: dram: fix LPDDR3 TPR6 parsing","Date":"Mon, 27 Apr 2026 15:58:18 +0200","Message-ID":"<20260427135819.2577234-2-andre.przywara@arm.com>","X-Mailer":"git-send-email 2.43.0","In-Reply-To":"<20260427135819.2577234-1-andre.przywara@arm.com>","References":"<20260427135819.2577234-1-andre.przywara@arm.com>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","X-BeenThere":"u-boot@lists.denx.de","X-Mailman-Version":"2.1.39","Precedence":"list","List-Id":"U-Boot discussion ","List-Unsubscribe":",\n ","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n ","Errors-To":"u-boot-bounces@lists.denx.de","Sender":"\"U-Boot\" ","X-Virus-Scanned":"clamav-milter 0.103.8 at phobos.denx.de","X-Virus-Status":"Clean"},"content":"From: Jernej Skrabec \n\nAllwinner's DRAM initialisation code defines a parameter named TPR6,\npresumably containing some \"Vref\" parameter, but containing values for\n*all* DRAM types. The runtime code selects one byte based on the DRAM\ntype used.\nThis selection code was wrong for LPDDR3, the value is encoded in\nbits [23:16], not [15:8]. Fix that in the code, which also aligns it\nwith the very similar code for the A133 and A523.\n\nSigned-off-by: Jernej Skrabec \nReported-by: Philippe Simons \nReviewed-by: Andre Przywara \n---\n arch/arm/mach-sunxi/dram_sun50i_h616.c | 2 +-\n 1 file changed, 1 insertion(+), 1 deletion(-)","diff":"diff --git a/arch/arm/mach-sunxi/dram_sun50i_h616.c b/arch/arm/mach-sunxi/dram_sun50i_h616.c\nindex 3345c9b8e82..42a0550e015 100644\n--- a/arch/arm/mach-sunxi/dram_sun50i_h616.c\n+++ b/arch/arm/mach-sunxi/dram_sun50i_h616.c\n@@ -975,7 +975,7 @@ static bool mctl_phy_init(const struct dram_para *para,\n \t\tval = para->tpr6 & 0xff;\n \t\tbreak;\n \tcase SUNXI_DRAM_TYPE_LPDDR3:\n-\t\tval = para->tpr6 >> 8 & 0xff;\n+\t\tval = para->tpr6 >> 16 & 0xff;\n \t\tbreak;\n \tcase SUNXI_DRAM_TYPE_LPDDR4:\n \t\tval = para->tpr6 >> 24 & 0xff;\n","prefixes":["v3","1/2"]}