{"id":2228894,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2228894/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260427124738.966578-49-peter.maydell@linaro.org/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.1/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260427124738.966578-49-peter.maydell@linaro.org>","date":"2026-04-27T12:47:22","name":"[PULL,48/63] target/arm: migrate BXJ trap syndromes to registerfields","commit_ref":null,"pull_url":null,"state":"not-applicable","archived":false,"hash":"b175ebe1e1c665fca6405766c53974843f1103e6","submitter":{"id":5111,"url":"http://patchwork.ozlabs.org/api/1.1/people/5111/?format=json","name":"Peter Maydell","email":"peter.maydell@linaro.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260427124738.966578-49-peter.maydell@linaro.org/mbox/","series":[{"id":501642,"url":"http://patchwork.ozlabs.org/api/1.1/series/501642/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=501642","date":"2026-04-27T12:46:34","name":"[PULL,01/63] docs/system: add FEAT_AA32 and FEAT_AA64 to emulation list","version":1,"mbox":"http://patchwork.ozlabs.org/series/501642/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2228894/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2228894/checks/","tags":{},"headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=C1hznD0E;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g43cR6k8nz1yHX\n\tfor ; Mon, 27 Apr 2026 23:01:59 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from )\n\tid 1wHLUj-00010i-J7; Mon, 27 Apr 2026 08:55:26 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from )\n id 1wHLO4-0008BN-SJ\n for qemu-devel@nongnu.org; Mon, 27 Apr 2026 08:48:35 -0400","from mail-wm1-x334.google.com ([2a00:1450:4864:20::334])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from )\n id 1wHLNy-0005jy-Oz\n for qemu-devel@nongnu.org; Mon, 27 Apr 2026 08:48:30 -0400","by mail-wm1-x334.google.com with SMTP id\n 5b1f17b1804b1-488b8bc6bc9so73665755e9.3\n for ; Mon, 27 Apr 2026 05:48:24 -0700 (PDT)","from lanath.. (wildly.archaic.org.uk. [81.2.115.145])\n by smtp.gmail.com with ESMTPSA id\n 5b1f17b1804b1-488ffc5e3f4sm448974115e9.2.2026.04.27.05.48.22\n for \n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Mon, 27 Apr 2026 05:48:23 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1777294104; x=1777898904; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:to:from:from:to:cc:subject:date:message-id\n :reply-to; bh=J6tijMHIxJGc5BneowlUtLI/eP+/lcFF2Xg0pH6aryw=;\n b=C1hznD0E+2xEUgzbzGycRywWYSapMnyVZYSMWk2CCoYn584OoO4MF3BRTKQgVKOgk+\n xLRJofzw8/n82TyCQFBeGa5WuWY8otNe/4bgi7VG5bWZhNKxRw1BFJt3CuN8N5d7Z9z/\n H3MS12FmRPqREU97qrA8JuhgkIMeJFd9Ui/RUOF6ucJG9dLoNag+eTNWGtn3nMpXdqmR\n xt1AN+sYDl5tlhJPWL0g1iJQkjnupg4Z6pIYcUlTyh0UP7CvUe1cS5UgyxNs9uYjGbqs\n acC8X6KMRdzPMPf8HlRvQKalSU5DE4OGCdSTx1rFY7NWLQzogmhsFan4jYvy+PzHJR1j\n Ut9Q==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1777294104; x=1777898904;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:to:from:x-gm-gg:x-gm-message-state:from:to\n :cc:subject:date:message-id:reply-to;\n bh=J6tijMHIxJGc5BneowlUtLI/eP+/lcFF2Xg0pH6aryw=;\n b=YlvuUIJtJlh2dk/9f9G/pUDdz6HGiiqUEH8nCPXq6XZyg5IH1xatz7/PevbldlU2xi\n LYIkj2F7MW178ZWhwJkkkPSZLWx3UJBUalqQLLqul+nFg4Wn+uguGa3Gi2jRJXxREcIR\n vgxBt4c9HeToYSX67iVukm3yr1qNQYukK/P9EI+r4eJasAll+b6IpjDlX5kfRbNu7vIe\n WmxI3VUlOX3uR3N9a6gZuOJUSPaPjpGYmqgZ18rybbMA8/pqM3Es1P023nFUNtOy22ew\n HHOE368RZq0dB1lDX3l8HNQheMEWJF2eEyHy0Vz+QTAjTLtrz2hGmuz6mntmCrGyGBEK\n irig==","X-Gm-Message-State":"AOJu0Yy3FHK6TpKm+kRO66w8QhDZFX/fUoBE5YYjirtAzHufbYyZxAUX\n vIUNnu86RIOUZ0p1fOFhhKND73/ncXnTTR+IzqBY0hcmfiuT3OYrGv2Mj+riFR860R2xtw9SXYf\n W7DvE","X-Gm-Gg":"AeBDietQ0IygTn0Ymq9uU+DIaOz4vIvOpg5Zv805gkWbwevzm26zFXoQFVp/UgHGFyg\n Mt/OA/SQBy3+o1HaVlYl7fVzQCC268Je3gdMvhaPurg2r5KgVWOQFxXTAx9nSUzR0MHV7Y9l15Y\n c2EVt43N/nMp3xAGeYEeuANYuQNEERnZ64weMQ6mOD4DIbOGoBs+eOKs5u41J6Usnwq037XSYYR\n 3O/6t8cV4gkA6vvAo367T/MkKem+zC5rYVaBMiWCDw9c3MVNhjfmzyfuOZU7SwghnFqb7SfE7/+\n diLhmk5HqmivLL7gH6Mxj+OJhOUotQx7xIFebhl1i/XW49jfqNlPl9YR+BWazPq+F+P29jdTnOG\n BeThFFpwE0kfRftJH3bZ79sGougHF7aBtX6XN916Oeq1TtKUSlryNNpARH5Zlgrd34EKeWvLq1s\n iiATHLXr8p54Xoyzz3u5P9MbZPnQNDZusGq6WgBD5idUlgTe007QhcOmljEsryVgAVziud1I92a\n /je5a7AhbmezpUvhu7q4IhCnfsakA68X5XnuHsV6w==","X-Received":"by 2002:a05:600c:a30a:b0:48a:581c:ead with SMTP id\n 5b1f17b1804b1-48a581c113cmr272110295e9.10.1777294103639;\n Mon, 27 Apr 2026 05:48:23 -0700 (PDT)","From":"Peter Maydell ","To":"qemu-devel@nongnu.org","Subject":"[PULL 48/63] target/arm: migrate BXJ trap syndromes to registerfields","Date":"Mon, 27 Apr 2026 13:47:22 +0100","Message-ID":"<20260427124738.966578-49-peter.maydell@linaro.org>","X-Mailer":"git-send-email 2.43.0","In-Reply-To":"<20260427124738.966578-1-peter.maydell@linaro.org>","References":"<20260427124738.966578-1-peter.maydell@linaro.org>","MIME-Version":"1.0","Content-Type":"text/plain; charset=UTF-8","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2a00:1450:4864:20::334;\n envelope-from=peter.maydell@linaro.org; helo=mail-wm1-x334.google.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development ","List-Unsubscribe":",\n ","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n ","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"From: Alex Bennée \n\nThis is an Armv7 specific syndrome for chips with Jazelle\nfunctionality.\n\nReviewed-by: Richard Henderson \nSigned-off-by: Alex Bennée \nMessage-id: 20260422125250.1303100-9-alex.bennee@linaro.org\nSigned-off-by: Peter Maydell \n---\n target/arm/syndrome.h | 20 ++++++++++++++++++--\n 1 file changed, 18 insertions(+), 2 deletions(-)","diff":"diff --git a/target/arm/syndrome.h b/target/arm/syndrome.h\nindex 52a6745cb2..6fcf0ac757 100644\n--- a/target/arm/syndrome.h\n+++ b/target/arm/syndrome.h\n@@ -440,10 +440,26 @@ static inline uint32_t syn_btitrap(int btype)\n return res;\n }\n \n+/*\n+ * ISS encoding for trapped BXJ execution\n+ *\n+ * This is an Armv7 encoding.\n+ */\n+FIELD(BXJ_ISS, RM, 0, 4)\n+/* bits 4:19 are Reserved, UNK/SBZP */\n+FIELD(BXJ_ISS, COND, 20, 4)\n+FIELD(BXJ_ISS, CV, 24, 1)\n+\n static inline uint32_t syn_bxjtrap(int cv, int cond, int rm)\n {\n- return (EC_BXJTRAP << ARM_EL_EC_SHIFT) | ARM_EL_IL |\n- (cv << 24) | (cond << 20) | rm;\n+ uint32_t res = syn_set_ec(0, EC_BXJTRAP);\n+ res = FIELD_DP32(res, SYNDROME, IL, 1);\n+\n+ res = FIELD_DP32(res, BXJ_ISS, CV, cv);\n+ res = FIELD_DP32(res, BXJ_ISS, COND, cond);\n+ res = FIELD_DP32(res, BXJ_ISS, RM, rm);\n+\n+ return res;\n }\n \n static inline uint32_t syn_gpc(int s2ptw, int ind, int gpcsc, int vncr,\n","prefixes":["PULL","48/63"]}