{"id":2228840,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2228840/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260427124738.966578-20-peter.maydell@linaro.org/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.1/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260427124738.966578-20-peter.maydell@linaro.org>","date":"2026-04-27T12:46:53","name":"[PULL,19/63] target/arm: Hoist MO_TE into mve_advance_vpt()","commit_ref":null,"pull_url":null,"state":"not-applicable","archived":false,"hash":"25f83e45b03dde1910dd639410df0591d698e2fd","submitter":{"id":5111,"url":"http://patchwork.ozlabs.org/api/1.1/people/5111/?format=json","name":"Peter Maydell","email":"peter.maydell@linaro.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260427124738.966578-20-peter.maydell@linaro.org/mbox/","series":[{"id":501642,"url":"http://patchwork.ozlabs.org/api/1.1/series/501642/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=501642","date":"2026-04-27T12:46:34","name":"[PULL,01/63] docs/system: add FEAT_AA32 and FEAT_AA64 to emulation list","version":1,"mbox":"http://patchwork.ozlabs.org/series/501642/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2228840/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2228840/checks/","tags":{},"headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=qQM28eUk;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g43Sw0Wv0z1yJX\n\tfor ; Mon, 27 Apr 2026 22:55:28 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from )\n\tid 1wHLTX-0004kx-Ro; Mon, 27 Apr 2026 08:54:18 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from )\n id 1wHLNb-0007zP-Kl\n for qemu-devel@nongnu.org; Mon, 27 Apr 2026 08:48:13 -0400","from mail-wm1-x32e.google.com ([2a00:1450:4864:20::32e])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from )\n id 1wHLNX-0005dw-0N\n for qemu-devel@nongnu.org; Mon, 27 Apr 2026 08:48:02 -0400","by mail-wm1-x32e.google.com with SMTP id\n 5b1f17b1804b1-488b8bc6bc9so73661105e9.3\n for ; Mon, 27 Apr 2026 05:47:58 -0700 (PDT)","from lanath.. (wildly.archaic.org.uk. [81.2.115.145])\n by smtp.gmail.com with ESMTPSA id\n 5b1f17b1804b1-488ffc5e3f4sm448974115e9.2.2026.04.27.05.47.55\n for \n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Mon, 27 Apr 2026 05:47:55 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1777294076; x=1777898876; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:to:from:from:to:cc:subject:date:message-id\n :reply-to; bh=R7h77WsAwsKJ8C6jkWRQ6EkruxaMVGzI14Ly1x3Rls4=;\n b=qQM28eUkz0juznKMubjYGxyUSyz2tAb2BB2UzLwehIWd3+Pbr3JdB94NZiL+4np4iF\n rq3vxyLm3bSlV54DBz/lMKJNexPCwACvHeRF1qYYKSnQ0m7pSYNO5jTcUkFmO83ces5a\n b7/JfVvEFSMliRgO9MJDj5kX1sWKszH+dylhxF44I/S575H/xYz0rzkEUCFDwAelRLhe\n /u7Mb1KcvBiSxIbNfnHWjkHs8oPYjvka4ywDi3Rx5ieydu71SKwxW5Vro+jZUGZv2QG2\n qLGyPiwTQ/QouiolHybZHWMkxG1Y02ITXQCxHwemwiV7IINnJD4egcZ+e/KBOHRpyMKx\n O/Ow==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1777294076; x=1777898876;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:to:from:x-gm-gg:x-gm-message-state:from:to\n :cc:subject:date:message-id:reply-to;\n bh=R7h77WsAwsKJ8C6jkWRQ6EkruxaMVGzI14Ly1x3Rls4=;\n b=VZyhEr5FbLVG5bjaql5JrS2d4r1114hb2HoYDXpNVozVbBE98uCeO7Bk5XS8+iEMiw\n WX5aFmuyZuMsPEeXMvDMrFnnoSYQ9qcbr4rtnsEgJoveizVVmNVAylKIL6hZFUwXc2r3\n r+ea44nD/DWC0C2eTkrCz67THvdJ1xH3Wdy1CESE/A+irVHIm2HRYjCyi49jdiXC4eEv\n icEJej5qOwiL8j47uYcWFM+YQa1XR0fkCLkSW127J/KHA+tfkVScujqwI0nkrlXHo57t\n Ao5hVl/97siIwVOxZrEeloRGLLlEZGz6X3Y/ETyAz1LgE5tdRr4LdXI4pC8b6g3o44Sq\n 9nWA==","X-Gm-Message-State":"AOJu0Yw5QB360y51wXIg4xeigntj+YAWNO3BQTmCAXmRnwMtiVkkbdrP\n iknmGK21ka5m76qfVgeEuVS/Gv18cDCgwTjL/3Oobxr/ePrl7O9nGXLh0VMpb+uxLCO/8/dechQ\n rs/zS","X-Gm-Gg":"AeBDievtMonuRK3Q2qvk/eHF8zzjU2Y28tNrj/6V5gutXjJ7TVWQHeJ4DHQt5jPXjXs\n kK9A4KBS2ViupYkJ/su41pp/4qgVu/m/sbxKMug2fT7HA13ZYOW9OqVkwKtqNcS90kx4QjgURbw\n 0Z3j53UzrzaZYLTNKVHnPzlsdbWm4nGFlUQMijQS+aH7ZcRnyhOGiCvde7UWubhgdauI3SN1hM4\n jN9o9m2NHXdYSyRYFxr90tassHTkNHlf2JbYrjo+Z1074pPKngAJMbbg+0Mu61Nbfhw3Zx/DB+c\n pWzKMmcv9Q3JXV+FJ+U35yCOHeNuF9nDRxCccqz5sR2AWK/2CngLOo8T3MtLbjUBOV/m8uI5HKj\n gtR2vNKlzJaTssYcuornT9onVw3x9Rc3Y8CQ5Y2XFg385NaEiFzpvpQ2y2f1Dn7eyvq33ft0ebg\n mbQoxZzCM2IBNxSASaZoL1JnVgnTKvgdgmIrtuRvj1oGCYhSA3fIqTpboCW5V7Ch1EYW5+y5uKz\n RGNIay9La0oM82gWRpkpAslsFpjG/su3aLEGi8nQQ==","X-Received":"by 2002:a05:600c:548a:b0:48a:75b9:b0bc with SMTP id\n 5b1f17b1804b1-48a75b9b0c5mr15132205e9.29.1777294075990;\n Mon, 27 Apr 2026 05:47:55 -0700 (PDT)","From":"Peter Maydell ","To":"qemu-devel@nongnu.org","Subject":"[PULL 19/63] target/arm: Hoist MO_TE into mve_advance_vpt()","Date":"Mon, 27 Apr 2026 13:46:53 +0100","Message-ID":"<20260427124738.966578-20-peter.maydell@linaro.org>","X-Mailer":"git-send-email 2.43.0","In-Reply-To":"<20260427124738.966578-1-peter.maydell@linaro.org>","References":"<20260427124738.966578-1-peter.maydell@linaro.org>","MIME-Version":"1.0","Content-Type":"text/plain; charset=UTF-8","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2a00:1450:4864:20::32e;\n envelope-from=peter.maydell@linaro.org; helo=mail-wm1-x32e.google.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development ","List-Unsubscribe":",\n ","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n ","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"From: Philippe Mathieu-Daudé \n\nSigned-off-by: Philippe Mathieu-Daudé \nReviewed-by: Richard Henderson \nMessage-id: 20260414005348.4767-4-philmd@linaro.org\nSigned-off-by: Peter Maydell \n---\n target/arm/tcg/mve_helper.c | 20 +++++++++++---------\n 1 file changed, 11 insertions(+), 9 deletions(-)","diff":"diff --git a/target/arm/tcg/mve_helper.c b/target/arm/tcg/mve_helper.c\nindex cc58e0502f..fbb64889bf 100644\n--- a/target/arm/tcg/mve_helper.c\n+++ b/target/arm/tcg/mve_helper.c\n@@ -160,7 +160,8 @@ static void mve_advance_vpt(CPUARMState *env)\n uint16_t eci_mask = mve_eci_mask(env); \\\n unsigned b, e; \\\n int mmu_idx = arm_to_core_mmu_idx(arm_mmu_idx(env)); \\\n- MemOpIdx oi = make_memop_idx(MFLAG | MO_ALIGN, mmu_idx); \\\n+ MemOpIdx oi = make_memop_idx(MO_TE | MFLAG | MO_ALIGN, \\\n+ mmu_idx); \\\n /* \\\n * R_SXTM allows the dest reg to become UNKNOWN for abandoned \\\n * beats so we don't care if we update part of the dest and \\\n@@ -183,7 +184,8 @@ static void mve_advance_vpt(CPUARMState *env)\n uint16_t mask = mve_element_mask(env); \\\n unsigned b, e; \\\n int mmu_idx = arm_to_core_mmu_idx(arm_mmu_idx(env)); \\\n- MemOpIdx oi = make_memop_idx(MFLAG | MO_ALIGN, mmu_idx); \\\n+ MemOpIdx oi = make_memop_idx(MO_TE | MFLAG | MO_ALIGN, \\\n+ mmu_idx); \\\n for (b = 0, e = 0; b < 16; b += ESIZE, e++) { \\\n if (mask & (1 << b)) { \\\n cpu_##STTYPE##_mmu(env, addr, d[H##ESIZE(e)], oi, GETPC()); \\\n@@ -194,23 +196,23 @@ static void mve_advance_vpt(CPUARMState *env)\n }\n \n DO_VLDR(vldrb, MO_UB, 1, uint8_t, ldb, 1, uint8_t)\n-DO_VLDR(vldrh, MO_TE | MO_UW, 2, uint16_t, ldw, 2, uint16_t)\n-DO_VLDR(vldrw, MO_TE | MO_UL, 4, uint32_t, ldl, 4, uint32_t)\n+DO_VLDR(vldrh, MO_UW, 2, uint16_t, ldw, 2, uint16_t)\n+DO_VLDR(vldrw, MO_UL, 4, uint32_t, ldl, 4, uint32_t)\n \n DO_VSTR(vstrb, MO_UB, 1, stb, 1, uint8_t)\n-DO_VSTR(vstrh, MO_TE | MO_UW, 2, stw, 2, uint16_t)\n-DO_VSTR(vstrw, MO_TE | MO_UL, 4, stl, 4, uint32_t)\n+DO_VSTR(vstrh, MO_UW, 2, stw, 2, uint16_t)\n+DO_VSTR(vstrw, MO_UL, 4, stl, 4, uint32_t)\n \n DO_VLDR(vldrb_sh, MO_SB, 1, int8_t, ldb, 2, int16_t)\n DO_VLDR(vldrb_sw, MO_SB, 1, int8_t, ldb, 4, int32_t)\n DO_VLDR(vldrb_uh, MO_UB, 1, uint8_t, ldb, 2, uint16_t)\n DO_VLDR(vldrb_uw, MO_UB, 1, uint8_t, ldb, 4, uint32_t)\n-DO_VLDR(vldrh_sw, MO_TE | MO_SW, 2, int16_t, ldw, 4, int32_t)\n-DO_VLDR(vldrh_uw, MO_TE | MO_UW, 2, uint16_t, ldw, 4, uint32_t)\n+DO_VLDR(vldrh_sw, MO_SW, 2, int16_t, ldw, 4, int32_t)\n+DO_VLDR(vldrh_uw, MO_UW, 2, uint16_t, ldw, 4, uint32_t)\n \n DO_VSTR(vstrb_h, MO_UB, 1, stb, 2, int16_t)\n DO_VSTR(vstrb_w, MO_UB, 1, stb, 4, int32_t)\n-DO_VSTR(vstrh_w, MO_TE | MO_UW, 2, stw, 4, int32_t)\n+DO_VSTR(vstrh_w, MO_UW, 2, stw, 4, int32_t)\n \n #undef DO_VLDR\n #undef DO_VSTR\n","prefixes":["PULL","19/63"]}