{"id":2228828,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2228828/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260427124738.966578-25-peter.maydell@linaro.org/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.1/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260427124738.966578-25-peter.maydell@linaro.org>","date":"2026-04-27T12:46:58","name":"[PULL,24/63] target/arm: Replace MO_TE -> mo_endian() for Cortex-M helpers","commit_ref":null,"pull_url":null,"state":"not-applicable","archived":false,"hash":"75cabacd382e54601a133f425a50374e2809ed90","submitter":{"id":5111,"url":"http://patchwork.ozlabs.org/api/1.1/people/5111/?format=json","name":"Peter Maydell","email":"peter.maydell@linaro.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260427124738.966578-25-peter.maydell@linaro.org/mbox/","series":[{"id":501642,"url":"http://patchwork.ozlabs.org/api/1.1/series/501642/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=501642","date":"2026-04-27T12:46:34","name":"[PULL,01/63] docs/system: add FEAT_AA32 and FEAT_AA64 to emulation list","version":1,"mbox":"http://patchwork.ozlabs.org/series/501642/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2228828/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2228828/checks/","tags":{},"headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=b6rvi5Ra;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g43Nf2kTTz1xvV\n\tfor ; Mon, 27 Apr 2026 22:51:46 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from )\n\tid 1wHLQB-0001wY-HF; Mon, 27 Apr 2026 08:50:43 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from )\n id 1wHLNj-00083k-1U\n for qemu-devel@nongnu.org; Mon, 27 Apr 2026 08:48:22 -0400","from mail-wm1-x32a.google.com ([2a00:1450:4864:20::32a])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from )\n id 1wHLNa-0005eP-Kw\n for qemu-devel@nongnu.org; Mon, 27 Apr 2026 08:48:05 -0400","by mail-wm1-x32a.google.com with SMTP id\n 5b1f17b1804b1-488e1a8ac40so126643325e9.2\n for ; Mon, 27 Apr 2026 05:48:01 -0700 (PDT)","from lanath.. (wildly.archaic.org.uk. [81.2.115.145])\n by smtp.gmail.com with ESMTPSA id\n 5b1f17b1804b1-488ffc5e3f4sm448974115e9.2.2026.04.27.05.47.59\n for \n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Mon, 27 Apr 2026 05:47:59 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1777294080; x=1777898880; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:to:from:from:to:cc:subject:date:message-id\n :reply-to; bh=pOHNk9yafmXiW9sEhbBQa9qsO6sZzBVD7jAny8l8sdY=;\n b=b6rvi5RaRSPyKKy17Eux2v8LUUZkPhYsuSH+CIsqku1NIyO1C+VJK9xxfnVTkgs2su\n eljZt/+sBg6I7x0w0SqqAOnKvJDGxqHypBPAF39gLCZ5OWJB8kc77e/mjH11GlnXAyVS\n UHJyNln1OJyZ/mO6TiAV3nxP2av2luxm5sEQXcnCpT7y3g5D6JdNZP289CF1yaPqnXS6\n HwiJpsX11LlvpQCGtYAT5iQH7Q8H/TQQkxxT62iij1OAy9dZSMpgMczE/HnBSNt+hWvR\n 0dv0dR9LdUYg3TUAU5T8TVV6dcQmnDd8Il43th3y8/1nF10vfG3Pgwg1IP/JAKYJQs/v\n kmSA==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1777294080; x=1777898880;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:to:from:x-gm-gg:x-gm-message-state:from:to\n :cc:subject:date:message-id:reply-to;\n bh=pOHNk9yafmXiW9sEhbBQa9qsO6sZzBVD7jAny8l8sdY=;\n b=YU/iXRFg/b05aPWCKxqqb1xZDstNUgRtJYE7ZewEEsb1x/BDXOVIvaL0Zh5pBsY3ni\n cUsPI2EwPKc02B/oWmNjxa5zWvGnqFs04Ij4wu3eY1okmuODmoHZ/5hgtmNwMkbb1lfn\n ohULpsMrxLMiGnwaonemCUov+pvdLtnI9CyqH5YoCsuO2o073+Kej6l3fAw7mq3IHw88\n EaJm0U5z7/yMXvqaEmR/UOmCJro6D1FFD/tXaK93t2LPoIdzb7+FYe1kohWZLoSfdAnn\n c219SAHIDoNkhCQchV1wkaQF4G/IGVbRC3ohxLBFoXwpobA6FBGccT/L9WIdCTWV5QP4\n OJCQ==","X-Gm-Message-State":"AOJu0Yy2sitY2CzGEZpwCUL/ap9LXjEu64JP8s2s7nL/BRJxHGpBsLls\n cm6Xrz3BkvTcTOe1hncv6T11VHHWcJ/lJ57ClWS9qGXoe82cCXqmqIUnyP1YhRxAOCc2+vggc3D\n 0zNLI","X-Gm-Gg":"AeBDiesudeuVS6mgU1PijRCv2tXkYURVVGFfWyfpR0xjcU3DpOAeoabg90w1hW5z4Tz\n XlC89pV076VCundT+QpcUdE7Pa4QyWQ70o6yK0VAftX/nQ0rhVcu1JTkZED2jL+RFytoh0Gl5lv\n 4KsS4Cy/CnoOBIrpYScnESxbwUXm2k1d7MYDiDYhGQmg8IjEAa3fJJJzFd5UvjTQ9Fnoa8/fYAv\n jLk66zMwFvKMZ+TJsPU2n9gCIYDRoyGaHRgltXbT8v72ORn0OsbDgVPu4dSPLxBr5T9vwem9B8G\n vts72uxJ3mnFDm0FdGWqipZfGdy0ehmxKUmkcqzlt+TjEbgeHrtggAQprcc08tOi1a2JN0AXk8g\n 3YMagxIyndtidUEG+qKSyfv8Q3uNIUvXJhzrGZw/9ZRYjJXVktdyrKrY2SX7u1PqVCiryZdwd07\n DWBAYPEPFWMJXY66WcObFjUAr/krUkWYU36L9t/vCVm+5qmET6mtPzIEO9dTgY/F90++fV7xpJ4\n bWRohR5JrY77Vxy7NxHsZZJtMk+8hKXP/wCcE3lIg==","X-Received":"by 2002:a05:600c:5246:b0:488:a639:b787 with SMTP id\n 5b1f17b1804b1-488fb74fc0dmr614571115e9.11.1777294080314;\n Mon, 27 Apr 2026 05:48:00 -0700 (PDT)","From":"Peter Maydell ","To":"qemu-devel@nongnu.org","Subject":"[PULL 24/63] target/arm: Replace MO_TE -> mo_endian() for Cortex-M\n helpers","Date":"Mon, 27 Apr 2026 13:46:58 +0100","Message-ID":"<20260427124738.966578-25-peter.maydell@linaro.org>","X-Mailer":"git-send-email 2.43.0","In-Reply-To":"<20260427124738.966578-1-peter.maydell@linaro.org>","References":"<20260427124738.966578-1-peter.maydell@linaro.org>","MIME-Version":"1.0","Content-Type":"text/plain; charset=UTF-8","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2a00:1450:4864:20::32a;\n envelope-from=peter.maydell@linaro.org; helo=mail-wm1-x32a.google.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development ","List-Unsubscribe":",\n ","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n ","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"From: Philippe Mathieu-Daudé \n\nSigned-off-by: Philippe Mathieu-Daudé \nReviewed-by: Richard Henderson \nMessage-id: 20260414005348.4767-9-philmd@linaro.org\nSigned-off-by: Peter Maydell \n---\n target/arm/tcg/m_helper.c | 6 +++---\n 1 file changed, 3 insertions(+), 3 deletions(-)","diff":"diff --git a/target/arm/tcg/m_helper.c b/target/arm/tcg/m_helper.c\nindex f5954ce9bf..1bec8e9aea 100644\n--- a/target/arm/tcg/m_helper.c\n+++ b/target/arm/tcg/m_helper.c\n@@ -634,7 +634,7 @@ void HELPER(v7m_blxns)(CPUARMState *env, uint32_t dest)\n \n /* Note that these stores can throw exceptions on MPU faults */\n ARMMMUIdx mmu_idx = arm_mmu_idx(env);\n- MemOpIdx oi = make_memop_idx(MO_TE | MO_UL | MO_ALIGN,\n+ MemOpIdx oi = make_memop_idx(mo_endian(env) | MO_UL | MO_ALIGN,\n arm_to_core_mmu_idx(mmu_idx));\n cpu_stl_mmu(env, sp, nextinst, oi, GETPC());\n cpu_stl_mmu(env, sp + 4, saved_psr, oi, GETPC());\n@@ -1055,7 +1055,7 @@ void HELPER(v7m_vlstm)(CPUARMState *env, uint32_t fptr)\n bool lspact = env->v7m.fpccr[s] & R_V7M_FPCCR_LSPACT_MASK;\n uintptr_t ra = GETPC();\n ARMMMUIdx mmu_idx = arm_mmu_idx(env);\n- MemOpIdx oi = make_memop_idx(MO_TE | MO_UL | MO_ALIGN,\n+ MemOpIdx oi = make_memop_idx(mo_endian(env) | MO_UL | MO_ALIGN,\n arm_to_core_mmu_idx(mmu_idx));\n \n assert(env->v7m.secure);\n@@ -1131,7 +1131,7 @@ void HELPER(v7m_vlldm)(CPUARMState *env, uint32_t fptr)\n ARMCPU *cpu = env_archcpu(env);\n uintptr_t ra = GETPC();\n ARMMMUIdx mmu_idx = arm_mmu_idx(env);\n- MemOpIdx oi = make_memop_idx(MO_TE | MO_UL | MO_ALIGN,\n+ MemOpIdx oi = make_memop_idx(mo_endian(env) | MO_UL | MO_ALIGN,\n arm_to_core_mmu_idx(mmu_idx));\n \n /* fptr is the value of Rn, the frame pointer we load the FP regs from */\n","prefixes":["PULL","24/63"]}