{"id":2228480,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2228480/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260426134002.865628-18-richard.henderson@linaro.org/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.1/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260426134002.865628-18-richard.henderson@linaro.org>","date":"2026-04-26T13:38:54","name":"[17/84] fpu: Drop parts_round_to_int_normal","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"07e8dd0272ee1cbf9410caa45efaf8b6117dd058","submitter":{"id":72104,"url":"http://patchwork.ozlabs.org/api/1.1/people/72104/?format=json","name":"Richard Henderson","email":"richard.henderson@linaro.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260426134002.865628-18-richard.henderson@linaro.org/mbox/","series":[{"id":501533,"url":"http://patchwork.ozlabs.org/api/1.1/series/501533/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=501533","date":"2026-04-26T13:38:37","name":"fpu: Export some internals for targets","version":1,"mbox":"http://patchwork.ozlabs.org/series/501533/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2228480/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2228480/checks/","tags":{},"headers":{"Return-Path":"<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=SChi2SEv;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g3SvF3VW7z1xvV\n\tfor <incoming@patchwork.ozlabs.org>; Sun, 26 Apr 2026 23:57:45 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wGzjH-0007Dd-TQ; Sun, 26 Apr 2026 09:40:59 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wGzjF-00079E-0L\n for qemu-devel@nongnu.org; Sun, 26 Apr 2026 09:40:57 -0400","from mail-pl1-x631.google.com ([2607:f8b0:4864:20::631])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wGzjD-0008S5-0r\n for qemu-devel@nongnu.org; Sun, 26 Apr 2026 09:40:56 -0400","by mail-pl1-x631.google.com with SMTP id\n d9443c01a7336-2b941cd869cso6860625ad.1\n for <qemu-devel@nongnu.org>; Sun, 26 Apr 2026 06:40:54 -0700 (PDT)","from stoup.. ([180.233.125.15]) by smtp.gmail.com with ESMTPSA id\n d9443c01a7336-2b5fab30f29sm277940375ad.68.2026.04.26.06.40.50\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Sun, 26 Apr 2026 06:40:52 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1777210853; x=1777815653; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=OOhr11zVvt44EpENvwVC0mN/CNtKtYPzWM2DbHLH1/I=;\n b=SChi2SEvFlIewVxbp7+As4pni2P0n9391p0PHsBh2FmSn1DM/DsocvFuwo+21UDK4z\n vP7+BPJ67nlpmuXgTFVAjfYNX91n/pCBbqglyG6myr43Qct3s+YaH/drfK7YAfFDA7gZ\n vA5xvtSXbprVfCRYDJYi04mcb7l4lbi8Ej6RFtC0caPVqKkKPwjk1FntFAmq54Szrrjv\n HYi6lmMtxYag5SMnEOd+T5vNzCilevX2irU1EyF7u3ZQGsh26nUBMS6ODt2rIErnUccI\n bohsLlZs+xbckKw9D78jg6L1hm2Zz5E3Yv17qQ/6VTl8zdpeQkY1BKWvPLQPr+BOW/jD\n n5KA==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1777210853; x=1777815653;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=OOhr11zVvt44EpENvwVC0mN/CNtKtYPzWM2DbHLH1/I=;\n b=dUfOQrM+/0363zvHDP8f0RrG+nu9ICV6EVUwFraGBmCdQKAd4hgBUvyKLf7Na1a0uX\n 2ejA22W7modKadjxnI23MwP3hIfttyYyYINdHF4u2mnwoJY105JRkidNJTk53YP3Rmjm\n wl1HLtd7OPZRzVjJYKI+e3hYSoZ0C6ONFkquaEG1JEAPj9uN1D6bxddhW8z9KVi1+ouX\n mZJds3PVakCdq1SjNp2fTDygaEVWuq2ECzwABSKKiE3vRhWOD3qG9vB2RClEZEMp+Edl\n TzA+cWhUaJbmgmq4NGVjP90swLiR88uAYAe0eiNyfoyXcq5UFuXunIqFFtwNntSYiVBS\n 4Jng==","X-Gm-Message-State":"AOJu0YwLZoJzIpEzxwlUmS0DUQEEwOZkqlXRWzWb+eqDzY14rn3l6k/g\n mZQ344ujT+ZXJNkvTptylm8/WII7O+QcsBxlxeA13ca3gPUXlky9O7XcB9w5KCECAiEfq8Y0q4X\n gMlnLFfg=","X-Gm-Gg":"AeBDievwO5kzRT7tIJIR6PfqgIKri8XZOPunFTW+hpHFb6R26fk/SN1Fg5amy+Y1RYD\n aArXXaXpwhofTjxgRrDnm/520QerJT+Wt91hpv2kbXTGScuXB7qLEyxlZuK8j29l8GV8MCP/tu+\n CjmocQiQOBa5AqixFVe41ZB4nQxPxV+nAL0gPu0tEG9Yv7/kah10CZWNcK4WmBCTuThK5RfDLKX\n Pzivd6cPRu1+EBNp4J+/zxGAWoCbPJU/vAq+0/rpOCEpPBs/HTBrAwasduPHLpTqBtVzOl0QM7W\n d0fVvtERC9ThxsH3qRAJRwiycFgAQfjar8sIq5jh41KvLksWmi4e8YwPChfYvfpxRXG3J9lltB8\n eiDnF7yL6kwmOKS1U15L7LDL4d4UJ+uf+LTw81iGbD7Y6l8UBXtq+62FWxXms0VOQEzR8iwvWzv\n aLztgaQvN4nrXSMZGaGg0ATrX8Rh1ZBCQeVaN9CeIx","X-Received":"by 2002:a17:903:37c4:b0:2b9:601e:da11 with SMTP id\n d9443c01a7336-2b9601edceemr13915595ad.35.1777210853342;\n Sun, 26 Apr 2026 06:40:53 -0700 (PDT)","From":"Richard Henderson <richard.henderson@linaro.org>","To":"qemu-devel@nongnu.org","Cc":"qemu-arm@nongnu.org,\n\tqemu-s390x@nongnu.org","Subject":"[PATCH 17/84] fpu: Drop parts_round_to_int_normal","Date":"Sun, 26 Apr 2026 23:38:54 +1000","Message-ID":"<20260426134002.865628-18-richard.henderson@linaro.org>","X-Mailer":"git-send-email 2.43.0","In-Reply-To":"<20260426134002.865628-1-richard.henderson@linaro.org>","References":"<20260426134002.865628-1-richard.henderson@linaro.org>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2607:f8b0:4864:20::631;\n envelope-from=richard.henderson@linaro.org; helo=mail-pl1-x631.google.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development <qemu-devel.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>","List-Archive":"<https://lists.nongnu.org/archive/html/qemu-devel>","List-Post":"<mailto:qemu-devel@nongnu.org>","List-Help":"<mailto:qemu-devel-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"Signed-off-by: Richard Henderson <richard.henderson@linaro.org>\n---\n fpu/softfloat.c           | 22 +++++++---------------\n fpu/softfloat-parts.c.inc | 10 +++++-----\n 2 files changed, 12 insertions(+), 20 deletions(-)","diff":"diff --git a/fpu/softfloat.c b/fpu/softfloat.c\nindex 0a6bc6d580..1f03fcf687 100644\n--- a/fpu/softfloat.c\n+++ b/fpu/softfloat.c\n@@ -779,14 +779,6 @@ static float128 QEMU_FLATTEN float128_pack_raw(const FloatParts128 *p)\n                   FloatParts128 *: parts128_##NAME, \\\n                   FloatParts256 *: parts256_##NAME)\n \n-static bool parts64_round_to_int_normal(FloatParts64 *a, FloatRoundMode rm,\n-                                        int scale, int frac_size);\n-static bool parts128_round_to_int_normal(FloatParts128 *a, FloatRoundMode r,\n-                                         int scale, int frac_size);\n-\n-#define parts_round_to_int_normal(A, R, C, F) \\\n-    PARTS_GENERIC_64_128(round_to_int_normal, A)(A, R, C, F)\n-\n static void parts64_round_to_int(FloatParts64 *a, FloatRoundMode rm,\n                                  int scale, float_status *s,\n                                  const FloatFmt *fmt);\n@@ -3365,7 +3357,7 @@ static Int128 float128_to_int128_scalbn(float128 a, FloatRoundMode rmode,\n \n     case float_class_normal:\n     case float_class_denormal:\n-        if (parts_round_to_int_normal(&p, rmode, scale, 128 - 2)) {\n+        if (parts128_round_to_int_normal(&p, rmode, scale, 128 - 2)) {\n             flags = float_flag_inexact;\n         }\n \n@@ -3793,7 +3785,7 @@ static Int128 float128_to_uint128_scalbn(float128 a, FloatRoundMode rmode,\n \n     case float_class_normal:\n     case float_class_denormal:\n-        if (parts_round_to_int_normal(&p, rmode, scale, 128 - 2)) {\n+        if (parts128_round_to_int_normal(&p, rmode, scale, 128 - 2)) {\n             flags = float_flag_inexact;\n             if (p.cls == float_class_zero) {\n                 r = int128_zero();\n@@ -5482,11 +5474,11 @@ static void parts_s390_divide_to_integer(FloatParts64 *a, FloatParts64 *b,\n          * of distinguishing partial quotients, so ignore the exception.\n          */\n         *n = *q;\n-        parts_round_to_int_normal(n,\n-                                  is_q_smallish ?\n-                                      final_quotient_rounding_mode :\n-                                      float_round_to_zero,\n-                                  0, fmt->frac_size);\n+        parts64_round_to_int_normal(n,\n+                                    is_q_smallish\n+                                    ? final_quotient_rounding_mode\n+                                    : float_round_to_zero,\n+                                    0, fmt->frac_size);\n \n         /* Compute precise remainder */\n         r_precise_buf = *b;\ndiff --git a/fpu/softfloat-parts.c.inc b/fpu/softfloat-parts.c.inc\nindex 6e1800b117..9b719ac5cf 100644\n--- a/fpu/softfloat-parts.c.inc\n+++ b/fpu/softfloat-parts.c.inc\n@@ -1127,7 +1127,7 @@ static void partsN(sqrt)(FloatPartsN *a, float_status *status,\n  * according to the IEC/IEEE Standard for Binary Floating-Point\n  * Arithmetic.\n  *\n- * parts_round_to_int_normal is an internal helper function for\n+ * partsN(round_to_int_normal) is an internal helper function for\n  * normal numbers only, returning true for inexact but not directly\n  * raising float_flag_inexact.\n  */\n@@ -1270,7 +1270,7 @@ static void partsN(round_to_int)(FloatPartsN *a, FloatRoundMode rmode,\n         break;\n     case float_class_normal:\n     case float_class_denormal:\n-        if (parts_round_to_int_normal(a, rmode, scale, fmt->frac_size)) {\n+        if (partsN(round_to_int_normal)(a, rmode, scale, fmt->frac_size)) {\n             float_raise(float_flag_inexact, s);\n         }\n         break;\n@@ -1316,7 +1316,7 @@ static int64_t partsN(float_to_sint)(FloatPartsN *p, FloatRoundMode rmode,\n     case float_class_normal:\n     case float_class_denormal:\n         /* TODO: N - 2 is frac_size for rounding; could use input fmt. */\n-        if (parts_round_to_int_normal(p, rmode, scale, N - 2)) {\n+        if (partsN(round_to_int_normal)(p, rmode, scale, N - 2)) {\n             flags = float_flag_inexact;\n         }\n \n@@ -1384,7 +1384,7 @@ static uint64_t partsN(float_to_uint)(FloatPartsN *p, FloatRoundMode rmode,\n     case float_class_normal:\n     case float_class_denormal:\n         /* TODO: N - 2 is frac_size for rounding; could use input fmt. */\n-        if (parts_round_to_int_normal(p, rmode, scale, N - 2)) {\n+        if (partsN(round_to_int_normal)(p, rmode, scale, N - 2)) {\n             flags = float_flag_inexact;\n             if (p->cls == float_class_zero) {\n                 r = 0;\n@@ -1448,7 +1448,7 @@ static int64_t partsN(float_to_sint_modulo)(FloatPartsN *p,\n     case float_class_normal:\n     case float_class_denormal:\n         /* TODO: N - 2 is frac_size for rounding; could use input fmt. */\n-        if (parts_round_to_int_normal(p, rmode, 0, N - 2)) {\n+        if (partsN(round_to_int_normal)(p, rmode, 0, N - 2)) {\n             flags = float_flag_inexact;\n         }\n \n","prefixes":["17/84"]}