{"id":2228459,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2228459/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260426134002.865628-82-richard.henderson@linaro.org/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.1/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260426134002.865628-82-richard.henderson@linaro.org>","date":"2026-04-26T13:39:58","name":"[81/84] target/s390x: Move float{32,64}_s390_divide_to_integer","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"a8ec34f4c910754da358b618a6fb3478ae25413a","submitter":{"id":72104,"url":"http://patchwork.ozlabs.org/api/1.1/people/72104/?format=json","name":"Richard Henderson","email":"richard.henderson@linaro.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260426134002.865628-82-richard.henderson@linaro.org/mbox/","series":[{"id":501533,"url":"http://patchwork.ozlabs.org/api/1.1/series/501533/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=501533","date":"2026-04-26T13:38:37","name":"fpu: Export some internals for targets","version":1,"mbox":"http://patchwork.ozlabs.org/series/501533/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2228459/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2228459/checks/","tags":{},"headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=R0K5zC7m;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g3Spj09Z3z1yHg\n\tfor ; Sun, 26 Apr 2026 23:53:49 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from )\n\tid 1wGzse-0007wV-2P; Sun, 26 Apr 2026 09:50:40 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from )\n id 1wGzs1-00074S-Bx\n for qemu-devel@nongnu.org; Sun, 26 Apr 2026 09:50:01 -0400","from mail-pf1-x42e.google.com ([2607:f8b0:4864:20::42e])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from )\n id 1wGzrv-0002rQ-Q2\n for qemu-devel@nongnu.org; Sun, 26 Apr 2026 09:49:57 -0400","by mail-pf1-x42e.google.com with SMTP id\n d2e1a72fcca58-82fa8d6425bso3456013b3a.0\n for ; Sun, 26 Apr 2026 06:49:55 -0700 (PDT)","from stoup.. ([180.233.125.15]) by smtp.gmail.com with ESMTPSA id\n d2e1a72fcca58-82f8ebba485sm36307102b3a.38.2026.04.26.06.49.51\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Sun, 26 Apr 2026 06:49:53 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1777211394; x=1777816194; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=0KkzAlyVyy6UWqSEFvAvWqU4O3LHFj7zGLXe1wYuo3k=;\n b=R0K5zC7m/KsTfh5aNm64viD1dvNWelBNIyc8ComuccCaq5PPz9BR7/4psuzbACK7HB\n pEMlXwKIIv3fV/9BmL3PuEhG0u6pBoO9SZRYG3LZB3+YShlRGAwTFEzKTpNlhRwVc60v\n Fou75Qg7Q7ZfhBO98ZvS4xog5L4seQTM3tGCg6XOmT+rzqRUrY52EipOUV3iDaptHr5f\n +tg+pYN6FGDUQY3DJhYmwn+enTErshjSsV8LSz1B49cwYvL0btkFGNOBdz5LYId/zWNL\n Q2Jwly0OZHhoUGynomIA0xxg/biAJDsbnmPGP1iw8SPMCSD22K3+XBg5CauIMdDsf1/I\n RPFA==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1777211394; x=1777816194;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=0KkzAlyVyy6UWqSEFvAvWqU4O3LHFj7zGLXe1wYuo3k=;\n b=R/NKIiXnB9b6PYYjF4Q2XG6cr2PwE0KP1wI+K2RuGKWgaQ2uMhSrsUcd7fZGAKw9rW\n d7mk+V9//75jeXRrTipVKxB+HLKb1Dow7VDUP+bBBlLoPe2hiZpSCt5/i6VsBbJ44qnW\n 7A4yN7tIKCMhzjEDsCojcErrj62iPliCUPclQswtegBK+Zw/dkHrhPtim9fDmIk5FkCX\n DdNztFkDg1Jt6FpyQ71KG5+VCGlKFKv/raEzRRxhPFVG6hw6HB44RyARYX3CZ7mQEPIk\n w4yStUB+qRuhwbGoyIuHYWrbaK+o3EJT5e50oT5JpQaFFqUZ6p+Rs7i8qK3G/K/20Vb/\n 7s9Q==","X-Gm-Message-State":"AOJu0YxOIWdYEEQUL2+KJ5Xx/WEE+hDDr0giCZN2pY76zeZhDy+Ixr9w\n mThI4ZZ/EsqP2X95AKRGb82/3H9+iTfjbPo2fORv8H2xpBELT2A8I9aDcQZ0PoRQtY2UwcrYjjj\n k3bld9oQ=","X-Gm-Gg":"AeBDietkFk8vydwDvg9khoJ7mSQnTMjL6WVzEP4rxAtgZzUZnirqTFpzMMUVxegSk2S\n FPuRtbBEO08oZfnvYVkkOAQ3pM6SLN8hxo8ZrAKc9cW2Ga2Z3XCwR3ORBwwhgiB+Xt01iqeLvsL\n 0SWBy4eTfFvdiZlb3eNZT14KD5/ZihNt4e2amm6DCAoGh+nZVmfDBt6F3fxhyhRPZtCB8xFA9IZ\n QRvGRHe1jVOPpDkK5uvbllceqDe1B6pUsqdfEgsfZiA5n+TreaKymHWnU3xblqWpHOzTFnvLp3H\n sPgc76/C41A5IRaPxHiarHYAtkknazvPG/abe7eJ0KvP7Okkg84KephCd1B5lx8qVVywBviBS3X\n h9wUgR78RXCJ7UANqZ+M/XvT+b9s9u5qtD6VP2mbKVdOdM0k9UltniRZcjAsnvTH3jsrQEcG5xy\n GjBWGiUhYzlSPG/Vw2XqQmYaryMRVDDahIsTNfO3ikk7s8fJESxlo=","X-Received":"by 2002:a05:6a00:4308:b0:82f:3733:2f96 with SMTP id\n d2e1a72fcca58-82f8c82e853mr39743818b3a.8.1777211393858;\n Sun, 26 Apr 2026 06:49:53 -0700 (PDT)","From":"Richard Henderson ","To":"qemu-devel@nongnu.org","Cc":"qemu-arm@nongnu.org,\n\tqemu-s390x@nongnu.org","Subject":"[PATCH 81/84] target/s390x: Move float{32,64}_s390_divide_to_integer","Date":"Sun, 26 Apr 2026 23:39:58 +1000","Message-ID":"<20260426134002.865628-82-richard.henderson@linaro.org>","X-Mailer":"git-send-email 2.43.0","In-Reply-To":"<20260426134002.865628-1-richard.henderson@linaro.org>","References":"<20260426134002.865628-1-richard.henderson@linaro.org>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2607:f8b0:4864:20::42e;\n envelope-from=richard.henderson@linaro.org; helo=mail-pf1-x42e.google.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development ","List-Unsubscribe":",\n ","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n ","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"Now that we've exposed enough infrastructure, this can be\nimplemented in the backend that needs it.\n\nSigned-off-by: Richard Henderson \n---\n include/fpu/softfloat.h | 11 ---\n fpu/softfloat.c | 137 ----------------------------------\n target/s390x/tcg/fpu_helper.c | 135 +++++++++++++++++++++++++++++++++\n 3 files changed, 135 insertions(+), 148 deletions(-)","diff":"diff --git a/include/fpu/softfloat.h b/include/fpu/softfloat.h\nindex 8389a07b04..1580d956d5 100644\n--- a/include/fpu/softfloat.h\n+++ b/include/fpu/softfloat.h\n@@ -1386,15 +1386,4 @@ static inline bool float128_unordered_quiet(float128 a, float128 b,\n *----------------------------------------------------------------------------*/\n float128 float128_default_nan(float_status *status);\n \n-#define DECLARE_S390_DIVIDE_TO_INTEGER(floatN) \\\n-void floatN ## _s390_divide_to_integer(floatN a, floatN b, \\\n- int final_quotient_rounding_mode, \\\n- bool mask_underflow, bool mask_inexact, \\\n- floatN *r, floatN *n, \\\n- uint32_t *cc, int *dxc, \\\n- float_status *status)\n-DECLARE_S390_DIVIDE_TO_INTEGER(float32);\n-DECLARE_S390_DIVIDE_TO_INTEGER(float64);\n-\n-\n #endif /* SOFTFLOAT_H */\ndiff --git a/fpu/softfloat.c b/fpu/softfloat.c\nindex 484db3ddf6..c979679dc1 100644\n--- a/fpu/softfloat.c\n+++ b/fpu/softfloat.c\n@@ -5139,143 +5139,6 @@ floatx80 floatx80_round(floatx80 a, float_status *status)\n return floatx80_round_pack_canonical(&p, status);\n }\n \n-static void parts_s390_divide_to_integer(FloatParts64 *a, FloatParts64 *b,\n- int final_quotient_rounding_mode,\n- bool mask_underflow, bool mask_inexact,\n- const FloatFmt *fmt,\n- FloatParts64 *r, FloatParts64 *n,\n- uint32_t *cc, int *dxc,\n- float_status *status)\n-{\n- /* POp table \"Results: DIVIDE TO INTEGER (Part 1 of 2)\" */\n- if ((float_cmask(a->cls) | float_cmask(b->cls)) & float_cmask_anynan) {\n- *r = parts64_pick_nan(a, b, status);\n- *n = *r;\n- *cc = 1;\n- } else if (a->cls == float_class_inf || b->cls == float_class_zero) {\n- *r = parts64_default_nan(status);\n- *n = *r;\n- *cc = 1;\n- status->float_exception_flags |= float_flag_invalid;\n- } else if (b->cls == float_class_inf) {\n- *r = *a;\n- n->cls = float_class_zero;\n- n->sign = a->sign ^ b->sign;\n- *cc = 0;\n- } else {\n- FloatParts64 *q, q_buf, r_precise;\n- int float_exception_flags = 0;\n- bool is_q_smallish;\n- uint32_t r_flags;\n-\n- /* Compute precise quotient */\n- q_buf = parts64_div(a, b, status);\n- q = &q_buf;\n-\n- /*\n- * Check whether two closest integers can be precisely represented,\n- * i.e., all their bits fit into the fractional part.\n- */\n- is_q_smallish = q->exp < (fmt->frac_size + 1);\n-\n- /*\n- * Final quotient is rounded using final-quotient-rounding method, and\n- * partial quotient is rounded toward zero.\n- *\n- * Rounding of partial quotient may be inexact. This is the whole point\n- * of distinguishing partial quotients, so ignore the exception.\n- */\n- *n = parts64_round_to_int(q,\n- is_q_smallish\n- ? final_quotient_rounding_mode\n- : float_round_to_zero,\n- 0, status, fmt);\n-\n- /* Compute precise remainder */\n- r_precise = parts64_muladd_scalbn(b, n, a, 0,\n- float_muladd_negate_product, status);\n-\n- /* Round remainder to the target format */\n- *r = r_precise;\n- status->float_exception_flags = 0;\n- parts64_round_canonical(r, status, fmt);\n- r_flags = status->float_exception_flags;\n-\n- /* POp table \"Results: DIVIDE TO INTEGER (Part 2 of 2)\" */\n- if (is_q_smallish) {\n- if (r->cls != float_class_zero) {\n- if (r->exp < 2 - (1 << (fmt->exp_size - 1))) {\n- if (mask_underflow) {\n- float_exception_flags |= float_flag_underflow;\n- *dxc = 0x10;\n- r->exp += fmt->exp_re_bias;\n- }\n- } else if (r_flags & float_flag_inexact) {\n- float_exception_flags |= float_flag_inexact;\n- if (mask_inexact) {\n- bool saved_r_sign, saved_r_precise_sign;\n-\n- /*\n- * Check whether remainder was truncated (rounded\n- * toward zero) or incremented.\n- */\n- saved_r_sign = r->sign;\n- saved_r_precise_sign = r_precise.sign;\n- r->sign = false;\n- r_precise.sign = false;\n- if (parts64_compare(r, &r_precise, status, true) <\n- float_relation_equal) {\n- *dxc = 0x8;\n- } else {\n- *dxc = 0xc;\n- }\n- r->sign = saved_r_sign;\n- r_precise.sign = saved_r_precise_sign;\n- }\n- }\n- }\n- *cc = 0;\n- } else if (n->exp > (1 << (fmt->exp_size - 1)) - 1) {\n- n->exp -= fmt->exp_re_bias;\n- *cc = r->cls == float_class_zero ? 1 : 3;\n- } else {\n- *cc = r->cls == float_class_zero ? 0 : 2;\n- }\n-\n- /* Adjust signs of zero results */\n- if (r->cls == float_class_zero) {\n- r->sign = a->sign;\n- }\n- if (n->cls == float_class_zero) {\n- n->sign = a->sign ^ b->sign;\n- }\n-\n- status->float_exception_flags = float_exception_flags;\n- }\n-}\n-\n-#define DEFINE_S390_DIVIDE_TO_INTEGER(floatN) \\\n-void floatN ## _s390_divide_to_integer(floatN a, floatN b, \\\n- int final_quotient_rounding_mode, \\\n- bool mask_underflow, bool mask_inexact, \\\n- floatN *r, floatN *n, \\\n- uint32_t *cc, int *dxc, \\\n- float_status *status) \\\n-{ \\\n- FloatParts64 pa = floatN ## _unpack_canonical(a, status); \\\n- FloatParts64 pb = floatN ## _unpack_canonical(b, status); \\\n- FloatParts64 pr, pn; \\\n- parts_s390_divide_to_integer(&pa, &pb, final_quotient_rounding_mode, \\\n- mask_underflow, mask_inexact, \\\n- &floatN ## _params, \\\n- &pr, &pn, cc, dxc, status); \\\n- *r = floatN ## _round_pack_canonical(&pr, status); \\\n- *n = floatN ## _round_pack_canonical(&pn, status); \\\n-}\n-\n-DEFINE_S390_DIVIDE_TO_INTEGER(float32)\n-DEFINE_S390_DIVIDE_TO_INTEGER(float64)\n-\n static void __attribute__((constructor)) softfloat_init(void)\n {\n union_float64 ua, ub, uc, ur;\ndiff --git a/target/s390x/tcg/fpu_helper.c b/target/s390x/tcg/fpu_helper.c\nindex 122994960a..66ef3b3d36 100644\n--- a/target/s390x/tcg/fpu_helper.c\n+++ b/target/s390x/tcg/fpu_helper.c\n@@ -24,6 +24,7 @@\n #include \"tcg_s390x.h\"\n #include \"exec/helper-proto.h\"\n #include \"fpu/softfloat.h\"\n+#include \"fpu/softfloat-parts.h\"\n \n /* #define DEBUG_HELPER */\n #ifdef DEBUG_HELPER\n@@ -315,6 +316,140 @@ Int128 HELPER(dxb)(CPUS390XState *env, Int128 a, Int128 b)\n return RET128(ret);\n }\n \n+static void parts_s390_divide_to_integer(FloatParts64 *a, FloatParts64 *b,\n+ int final_quotient_rounding_mode,\n+ bool mask_underflow, bool mask_inexact,\n+ const FloatFmt *fmt,\n+ FloatParts64 *r, FloatParts64 *n,\n+ uint32_t *cc, int *dxc,\n+ float_status *status)\n+{\n+ /* POp table \"Results: DIVIDE TO INTEGER (Part 1 of 2)\" */\n+ if ((float_cmask(a->cls) | float_cmask(b->cls)) & float_cmask_anynan) {\n+ *r = parts64_pick_nan(a, b, status);\n+ *n = *r;\n+ *cc = 1;\n+ } else if (a->cls == float_class_inf || b->cls == float_class_zero) {\n+ *r = parts64_default_nan(status);\n+ *n = *r;\n+ *cc = 1;\n+ status->float_exception_flags |= float_flag_invalid;\n+ } else if (b->cls == float_class_inf) {\n+ *r = *a;\n+ n->cls = float_class_zero;\n+ n->sign = a->sign ^ b->sign;\n+ *cc = 0;\n+ } else {\n+ FloatParts64 *q, q_buf, r_precise;\n+ int float_exception_flags = 0;\n+ bool is_q_smallish;\n+ uint32_t r_flags;\n+\n+ /* Compute precise quotient */\n+ q_buf = parts64_div(a, b, status);\n+ q = &q_buf;\n+\n+ /*\n+ * Check whether two closest integers can be precisely represented,\n+ * i.e., all their bits fit into the fractional part.\n+ */\n+ is_q_smallish = q->exp < (fmt->frac_size + 1);\n+\n+ /*\n+ * Final quotient is rounded using final-quotient-rounding method, and\n+ * partial quotient is rounded toward zero.\n+ *\n+ * Rounding of partial quotient may be inexact. This is the whole point\n+ * of distinguishing partial quotients, so ignore the exception.\n+ */\n+ *n = parts64_round_to_int(q,\n+ is_q_smallish\n+ ? final_quotient_rounding_mode\n+ : float_round_to_zero,\n+ 0, status, fmt);\n+\n+ /* Compute precise remainder */\n+ r_precise = parts64_muladd_scalbn(b, n, a, 0,\n+ float_muladd_negate_product, status);\n+\n+ /* Round remainder to the target format */\n+ *r = r_precise;\n+ status->float_exception_flags = 0;\n+ parts64_round_canonical(r, status, fmt);\n+ r_flags = status->float_exception_flags;\n+\n+ /* POp table \"Results: DIVIDE TO INTEGER (Part 2 of 2)\" */\n+ if (is_q_smallish) {\n+ if (r->cls != float_class_zero) {\n+ if (r->exp < 2 - (1 << (fmt->exp_size - 1))) {\n+ if (mask_underflow) {\n+ float_exception_flags |= float_flag_underflow;\n+ *dxc = 0x10;\n+ r->exp += fmt->exp_re_bias;\n+ }\n+ } else if (r_flags & float_flag_inexact) {\n+ float_exception_flags |= float_flag_inexact;\n+ if (mask_inexact) {\n+ bool saved_r_sign, saved_r_precise_sign;\n+\n+ /*\n+ * Check whether remainder was truncated (rounded\n+ * toward zero) or incremented.\n+ */\n+ saved_r_sign = r->sign;\n+ saved_r_precise_sign = r_precise.sign;\n+ r->sign = false;\n+ r_precise.sign = false;\n+ if (parts64_compare(r, &r_precise, status, true) <\n+ float_relation_equal) {\n+ *dxc = 0x8;\n+ } else {\n+ *dxc = 0xc;\n+ }\n+ r->sign = saved_r_sign;\n+ r_precise.sign = saved_r_precise_sign;\n+ }\n+ }\n+ }\n+ *cc = 0;\n+ } else if (n->exp > (1 << (fmt->exp_size - 1)) - 1) {\n+ n->exp -= fmt->exp_re_bias;\n+ *cc = r->cls == float_class_zero ? 1 : 3;\n+ } else {\n+ *cc = r->cls == float_class_zero ? 0 : 2;\n+ }\n+\n+ /* Adjust signs of zero results */\n+ if (r->cls == float_class_zero) {\n+ r->sign = a->sign;\n+ }\n+ if (n->cls == float_class_zero) {\n+ n->sign = a->sign ^ b->sign;\n+ }\n+\n+ status->float_exception_flags = float_exception_flags;\n+ }\n+}\n+\n+#define DEFINE_S390_DIVIDE_TO_INTEGER(floatN) \\\n+static void floatN ## _s390_divide_to_integer(floatN a, floatN b, \\\n+ int final_quotient_rounding_mode, bool mask_underflow, bool mask_inexact, \\\n+ floatN *r, floatN *n, uint32_t *cc, int *dxc, float_status *status) \\\n+{ \\\n+ FloatParts64 pa = floatN ## _unpack_canonical(a, status); \\\n+ FloatParts64 pb = floatN ## _unpack_canonical(b, status); \\\n+ FloatParts64 pr, pn; \\\n+ parts_s390_divide_to_integer(&pa, &pb, final_quotient_rounding_mode, \\\n+ mask_underflow, mask_inexact, \\\n+ &floatN ## _params, \\\n+ &pr, &pn, cc, dxc, status); \\\n+ *r = floatN ## _round_pack_canonical(&pr, status); \\\n+ *n = floatN ## _round_pack_canonical(&pn, status); \\\n+}\n+\n+DEFINE_S390_DIVIDE_TO_INTEGER(float32)\n+DEFINE_S390_DIVIDE_TO_INTEGER(float64)\n+\n void HELPER(dib)(CPUS390XState *env, uint32_t r1, uint32_t r2, uint32_t r3,\n uint32_t m4, uint32_t bits)\n {\n","prefixes":["81/84"]}