{"id":2228183,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2228183/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-gpio/patch/20260425155505.83688-2-krzysztof.kozlowski@oss.qualcomm.com/","project":{"id":42,"url":"http://patchwork.ozlabs.org/api/1.1/projects/42/?format=json","name":"Linux GPIO development","link_name":"linux-gpio","list_id":"linux-gpio.vger.kernel.org","list_email":"linux-gpio@vger.kernel.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260425155505.83688-2-krzysztof.kozlowski@oss.qualcomm.com>","date":"2026-04-25T15:55:06","name":"pinctrl: qcom: Make important drivers default","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"cebb9450022bf6f252a3a56d655c747abadc9934","submitter":{"id":92171,"url":"http://patchwork.ozlabs.org/api/1.1/people/92171/?format=json","name":"Krzysztof Kozlowski","email":"krzysztof.kozlowski@oss.qualcomm.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/linux-gpio/patch/20260425155505.83688-2-krzysztof.kozlowski@oss.qualcomm.com/mbox/","series":[{"id":501449,"url":"http://patchwork.ozlabs.org/api/1.1/series/501449/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-gpio/list/?series=501449","date":"2026-04-25T15:55:06","name":"pinctrl: qcom: Make important drivers default","version":1,"mbox":"http://patchwork.ozlabs.org/series/501449/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2228183/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2228183/checks/","tags":{},"headers":{"Return-Path":"\n ","X-Original-To":["incoming@patchwork.ozlabs.org","linux-gpio@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=QH67l05X;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=WwmIYzYT;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c04:e001:36c::12fc:5321; helo=tor.lore.kernel.org;\n envelope-from=linux-gpio+bounces-35524-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=\"QH67l05X\";\n\tdkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=\"WwmIYzYT\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=205.220.180.131","smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=oss.qualcomm.com"],"Received":["from tor.lore.kernel.org (tor.lore.kernel.org\n [IPv6:2600:3c04:e001:36c::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g2vZ61sVPz1y2d\n\tfor ; Sun, 26 Apr 2026 01:55:58 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id 88EBA300E26C\n\tfor ; Sat, 25 Apr 2026 15:55:55 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 67A6D34BA42;\n\tSat, 25 Apr 2026 15:55:54 +0000 (UTC)","from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com\n [205.220.180.131])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 744002D7DFE\n\tfor ; Sat, 25 Apr 2026 15:55:51 +0000 (UTC)","from pps.filterd (m0279869.ppops.net [127.0.0.1])\n\tby mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 63P3Rfcs2952676\n\tfor ; Sat, 25 Apr 2026 15:55:50 GMT","from mail-qt1-f198.google.com (mail-qt1-f198.google.com\n [209.85.160.198])\n\tby mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4drnqrh8b4-1\n\t(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n\tfor ; Sat, 25 Apr 2026 15:55:50 +0000 (GMT)","by mail-qt1-f198.google.com with SMTP id\n d75a77b69052e-50d812c898cso237396691cf.1\n for ;\n Sat, 25 Apr 2026 08:55:50 -0700 (PDT)","from quoll.mediaserver.passengera.com\n (user-31-175-2-65.play-internet.pl. [31.175.2.65])\n by smtp.gmail.com with ESMTPSA id\n 5b1f17b1804b1-48a4b329542sm676083465e9.3.2026.04.25.08.55.46\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Sat, 25 Apr 2026 08:55:47 -0700 (PDT)"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1777132554; cv=none;\n b=Gd6XDXHSEIxSTxPnXl7bLEHYPBTwLK4GTRlte97uyLlNP1mysV2odzIs8GzxDyGCqXZlb6+tF0fdnSazVmNELB5LdHwdDQyc/fPFLAell64WxY1zP1bK1GKEu4JoXyiT7L5Zftu7XKVAsiZjQJ52AfAOJUKcAYSs5jCULqnyb5M=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1777132554; c=relaxed/simple;\n\tbh=P+4h5fwiOnJO1t6o29m/cyIkqRizFv8mO7bSwaelWlQ=;\n\th=From:To:Cc:Subject:Date:Message-ID:MIME-Version;\n b=M8mjhsa3rLteWF5tE4KqQCqLzu8Ur/fs2wVLPk7p7XRS4pUVjIb2UN7tP1vDX+nbMW95LhfhG21noLhTalh2qRDL/D2RYlWpcjt/yRbkgbdfa7E6cqJe1irMLxWOEn9hCrwe11N2o0oEXVVVcaLC41su1vU9f7m2KqZwd6/CgU8=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com;\n spf=pass smtp.mailfrom=oss.qualcomm.com;\n dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=QH67l05X;\n dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=WwmIYzYT; arc=none smtp.client-ip=205.220.180.131","DKIM-Signature":["v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n\tcc:content-transfer-encoding:date:from:message-id:mime-version\n\t:subject:to; s=qcppdkim1; bh=nHdirXqhE4f6X9ISU7T1X5gfWDY1d/OSWRV\n\tD9jX0PII=; b=QH67l05XA6U75Uyd4949Wxo+dijfYsqZuGx212a06H67q0HoSF1\n\tWb/uuUNVzDjwwppI/9Rar+x13umR8Dp1Ch8/G31YMVw56KSZBPL89G8jgWAas/MS\n\tcCNwjyMwxEypLAJQl+fisJPjcMDjIsEXYcOI+sh+ZYvAt4DAAZv6TVvduEMhzzaa\n\tYOzqnuTXp8H18nuYn1otRHkEgX1jk9UK1QF4dYCXMUzRom6i5RkYxKb3i2C+HVAJ\n\tDyaX/gfntLVIlxnGRQ+4sfNvaS5ZaKgZ8bOpKpFjEvAQKrHByP+xeGFdICr0s8Uo\n\tCGS5OB2C3WjXrG917s8851+6Q5GpXAGHFYw==","v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=oss.qualcomm.com; s=google; t=1777132550; x=1777737350;\n darn=vger.kernel.org;\n h=content-transfer-encoding:mime-version:message-id:date:subject:cc\n :to:from:from:to:cc:subject:date:message-id:reply-to;\n bh=nHdirXqhE4f6X9ISU7T1X5gfWDY1d/OSWRVD9jX0PII=;\n b=WwmIYzYTLPcvq+XBxJR6BJdzb0AWfiBQdKvHfx6XhwT1MgIRzZc61dI581WJciKo8V\n M9tW4lfHS2PVr5z2gska1qQ73yXeTG8mlkVd36gFnrQzJQhRl8yJWvfYMHBNaoeOmJmc\n 4SQsbrEEdEqCNmE66rDwKK0d65UY0aZowKV/0GdGFwzPEoB5efiUi01AY5HtVBFRv9Yk\n ZReHXDybt+zH49FNVccyuIJXUFt3MTjZH+0LbPdaPoXP6XoZUKj/wHCq5K/09vJjkP0S\n 7dqsAwS7MwgQBs/s6LY14yG+XZYaH7bih2+T5afi2BdO5VBsf2ZY5f1QBHlNoGvJTAay\n 2suA=="],"X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1777132550; x=1777737350;\n h=content-transfer-encoding:mime-version:message-id:date:subject:cc\n :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date\n :message-id:reply-to;\n bh=nHdirXqhE4f6X9ISU7T1X5gfWDY1d/OSWRVD9jX0PII=;\n b=g7jdWl1d2zqDLw/rnuePlVBr7dpJI8A3h08Dlg4+WMnn0d6f8oo69sCTJ7mAXxqdoa\n g6t1mFUv4eoEuasA40kZrkmLOAgAB5S71JWUA8CtHso6BRbrmOCsMFQqbdd0RW9FDO7q\n B+7iAVt58k+4pYPTBHtRiarpg25NKEbti6Bso+zitywFNQ7XLz6efEFizhV3L1YqfTlX\n n0+wEaZ38sjIEdPlECXcL6Jn9V9EzxZCv5bVqWs9RrAs7vVmLOjg7xei2H+QK7TLwa6I\n wWbVhGTSL0sy9Vi0A9f7XjXSgUpO94mq4zQMaUkjZ1WTAnSLrsnS5aw4OrUYyC7RUf94\n shBA==","X-Forwarded-Encrypted":"i=1;\n AFNElJ9C2eApQK1xVMrqgSFPtTMRrYOQ2TOBh5pQsGVAldS9Xs7JdRU/x/8dZ0/jv4Cedx6ZPA6za6qM3Fgr@vger.kernel.org","X-Gm-Message-State":"AOJu0YxXaeeN7RYgjadR6HWvjh3qhYdm0ykuMbcT/aj3HVkuB6Kvc5ld\n\tysrKmUzkmvrADY8jv6KKH7XvIDr7u98PBSBuBfV6gapbPHDdTZYRQLoOzEKj5KDIGBQyfUynz+2\n\tWqEqpBaGsLQMfSzYdFAbswiAzsXtv0Z3z4JSaI8cfIJA3eomtb0l3a1I8OSwz0gmO","X-Gm-Gg":"AeBDiesoa+fY1aLEY66iqMDf/m8worWffuF3OJkrtKnfqTGZA54+3EDWvmSzoYBYhS6\n\tb9/q39VGtvymcIb0tgHPlCymaOfgVV1wUETYUyTGTlU6erSxURprkmXyYbyUp9UDUm7QSrSu5J0\n\t9aw9SZTl+F4V9ymaOZHwVpqZrhyEaHSVaCfsL3YfBsLToc3XTgQRP7XiKFE9kB4+9mXBvJT2q32\n\t/O0TdAtm54pVUZx/1wGme2PyOwHmeYipNoC6XCgvX8KCHcTuxKXwzWTwVaPY5SCvvmAiL4v3rnK\n\tHltwo4wpahhV2L2nc7KBLm3bYAyWSqziDiu68MI6APBndmi4GrADgCDGL8UHwr5qxCJY7WNSstz\n\tGqAk4VteDjaCXz4kKkWtPFBD/q1Ez5zpHw1qHUoLFIDGuttj27ov0A+27yNineWo4CFYwjhrsgD\n\tjVAW1aMxEFihceLyi0iXWcwiNdtMxKfKwbuVSKJvE=","X-Received":["by 2002:a05:622a:429b:b0:50d:8049:2f22 with SMTP id\n d75a77b69052e-50e36b865f5mr505994931cf.3.1777132549435;\n Sat, 25 Apr 2026 08:55:49 -0700 (PDT)","by 2002:a05:622a:429b:b0:50d:8049:2f22 with SMTP id\n d75a77b69052e-50e36b865f5mr505994561cf.3.1777132548840;\n Sat, 25 Apr 2026 08:55:48 -0700 (PDT)"],"From":"Krzysztof Kozlowski ","To":"Russell King ,\n Bjorn Andersson ,\n Konrad Dybcio ,\n Linus Walleij ,\n linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org,\n linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org","Cc":"Krzysztof Kozlowski ","Subject":"[PATCH] pinctrl: qcom: Make important drivers default","Date":"Sat, 25 Apr 2026 17:55:06 +0200","Message-ID":"<20260425155505.83688-2-krzysztof.kozlowski@oss.qualcomm.com>","X-Mailer":"git-send-email 2.51.0","Precedence":"bulk","X-Mailing-List":"linux-gpio@vger.kernel.org","List-Id":"","List-Subscribe":"","List-Unsubscribe":"","MIME-Version":"1.0","X-Developer-Signature":"v=1; a=openpgp-sha256; l=24919;\n i=krzysztof.kozlowski@oss.qualcomm.com;\n h=from:subject; bh=P+4h5fwiOnJO1t6o29m/cyIkqRizFv8mO7bSwaelWlQ=;\n b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBp7OPZros0Cpd2Oh02GAmGI62SbiIH4OfBzFLAC\n FRwz+MqK92JAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCaezj2QAKCRDBN2bmhouD\n 17fwD/9Xaacev8/AKN2AsLk4O/ioR4qZk1GBiJXyFZ0lLegMp2OAF+Z+mUquwYcX67XKVJ55M6S\n FG5zmVAMWp7H5GL7Mv416VqfD9PXhfZQATCabq9fhxbStW8JHkuT5mRWVOkMtAYbfpApphEsSWX\n 7rqusuOuoM2b6ryO847sQbi4fzScTqJrPSnahFAEGyFqWbQ09Fo3o2MIY73d65SQEkEMeye2zkR\n F5cDL02tlQyvYOJLXSR60ZWMjPubDzhJihsGlQP5llWEyCYA6UplXT48LnKf4Ns2RMn5aphahw9\n LJ4STmTLAHZXSEQJerQVPRRRcF/DZI5WUCg8BCEkKoOru+mw0rI8dxv4Tk2zyEnfosKatB8ZBPx\n AxZymb3RSFlWiLvaDncjDKShRR/ezFq0ovYVj+Gp156tVZdCSaj+WwO4B+jOxUkhENRmetHDgvY\n h0QXBp7fdVgBTrGlIBJitjSLidyddLjH7lQIyXBm59oVfKN0dHxPRdOe8XYfESj/zZuJTjacHK/\n P+rOkMHjZmgYuCXv8dHpF5QrEcTOWYRjMykbreWnML51lUaYZSF2flgyE0s4k8ZpTfgWyf0njUv\n s6V60cUO8J+xje3XdNN3Kdc3GNhEjVk9G5FAwe74Y+P7AArF/jsJPi/gijhZTdTSYayn+Xv0tCR\n LfEEyd2edN1l1NQ==","X-Developer-Key":"i=krzysztof.kozlowski@oss.qualcomm.com; a=openpgp;\n fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B","Content-Transfer-Encoding":"8bit","X-Proofpoint-Spam-Details-Enc":"AW1haW4tMjYwNDI1MDE2NSBTYWx0ZWRfXx6X23EuisprX\n 2nhJq6wj8S4VUgb4n2siR6Ae1AJ/GEVnmUqvXqmF+PMZVMKcdbYvHr2/AyrVPNhwdC5kXpIUeiO\n h3BztHB6wUjA3KwwBHUF4k8VdaS9jrfxAlJTOgBRlPHZoFRwANH1VtUvretcYMI14GKmtsFrVuk\n V954m9QpuZ1cvjtF+Zc6xz/COUjGk4K1uYm81ExmBiL2rgBW/jkvwLxQ9inl5n+N2IkwAJNRJrt\n ty1PfqyyZYKOyg1ZNMLfW5LIW56ebvFw8lhgtEdjmcf6tvOhg7hRi2o7dx/nNggzv79OxRWYmR1\n PAUraA0IMQWUTpvM82Ni3hmnMuRigr3PZgFqTQbN4mt8zr9V6TyUWNfMP0lWz1nV6GefFd+xCD1\n 7MoZs6EurRS2NUNvpR/3LraxepU0rNSU7SE+zcjB32AVYRb4Y0ODDjTwcumJgEIokSX1vzQmAWH\n c02XGUU/rfn+xCqXPkQ==","X-Proofpoint-ORIG-GUID":"7cEkx3MS6IKTzMyXe_bJwp3GWwkTXOin","X-Proofpoint-GUID":"7cEkx3MS6IKTzMyXe_bJwp3GWwkTXOin","X-Authority-Analysis":"v=2.4 cv=UcthjqSN c=1 sm=1 tr=0 ts=69ece406 cx=c_pps\n a=mPf7EqFMSY9/WdsSgAYMbA==:117 a=0C0oXSgccRrV03aUni/DzQ==:17\n a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22\n a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22 a=EUspDBNiAAAA:8\n a=Amw14q-JFhzbT9FOICoA:9 a=dawVfQjAaf238kedN5IG:22","X-Proofpoint-Virus-Version":"vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-25_04,2026-04-21_02,2025-10-01_01","X-Proofpoint-Spam-Details":"rule=outbound_notspam policy=outbound score=0\n clxscore=1015 malwarescore=0 spamscore=0 lowpriorityscore=0 impostorscore=0\n adultscore=0 priorityscore=1501 bulkscore=0 suspectscore=0 phishscore=0\n classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0\n reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2604250165"},"content":"The main SoC TLMM (Top-Level Multiplexer) pin controller drivers are\nessential for booting up SoCs and are not really optional for a given\nplatform. Kernel should not ask users choice of drivers when that\nchoice is obvious and known to the developers that answer should be\n'yes' or 'module'.\n\nSwitch all Qualcomm TLMM pin controller drivers to a default 'yes' for\nARCH_QCOM. This has impact:\n\n1. arm64 defconfig: enable PINCTRL_SM7150 and PINCTRL_HAWI, which were\n not selected before but should be, because these platforms need them\n for proper boot.\n\n2. arm qcom_defconfig: no changes.\n\n3. arm multi_v7 defconfig: enable drivers necessary to boot ARM 32-bit\n platforms, which are already enabled on qcom_defconfig.\n\n4. COMPILE_TEST builds: enable by default all drivers for arm or arm64\n builds, whenever ARCH_QCOM is selected. This has impact on build\n time and feels logical, because if one selects ARCH_QCOM then\n probably by default wants to build test it entirely. Kernels with\n COMPILE_TEST are not supposed to be used for booting.\n\nSigned-off-by: Krzysztof Kozlowski \n\n---\n\nI did similar change for clocks and I will be continuing with\ninterconnect and other missing pieces.\n---\n arch/arm/configs/multi_v7_defconfig | 8 ----\n arch/arm/configs/qcom_defconfig | 15 --------\n arch/arm64/configs/defconfig | 46 ----------------------\n drivers/pinctrl/qcom/Kconfig | 1 +\n drivers/pinctrl/qcom/Kconfig.msm | 60 +++++++++++++++++++++++++++++\n 5 files changed, 61 insertions(+), 69 deletions(-)","diff":"diff --git a/arch/arm/configs/multi_v7_defconfig b/arch/arm/configs/multi_v7_defconfig\nindex bcc9aabc1202..3847a6c17193 100644\n--- a/arch/arm/configs/multi_v7_defconfig\n+++ b/arch/arm/configs/multi_v7_defconfig\n@@ -483,14 +483,6 @@ CONFIG_PINCTRL_PALMAS=y\n CONFIG_PINCTRL_STMFX=y\n CONFIG_PINCTRL_OWL=y\n CONFIG_PINCTRL_S500=y\n-CONFIG_PINCTRL_MSM=y\n-CONFIG_PINCTRL_APQ8064=y\n-CONFIG_PINCTRL_APQ8084=y\n-CONFIG_PINCTRL_IPQ8064=y\n-CONFIG_PINCTRL_MSM8660=y\n-CONFIG_PINCTRL_MSM8960=y\n-CONFIG_PINCTRL_MSM8X74=y\n-CONFIG_PINCTRL_MSM8916=y\n CONFIG_PINCTRL_QCOM_SPMI_PMIC=y\n CONFIG_PINCTRL_QCOM_SSBI_PMIC=y\n CONFIG_PINCTRL_RZA2=y\ndiff --git a/arch/arm/configs/qcom_defconfig b/arch/arm/configs/qcom_defconfig\nindex 29a1dea500f0..03309b89ea4c 100644\n--- a/arch/arm/configs/qcom_defconfig\n+++ b/arch/arm/configs/qcom_defconfig\n@@ -123,22 +123,7 @@ CONFIG_I2C_QUP=y\n CONFIG_SPI=y\n CONFIG_SPI_QUP=y\n CONFIG_SPMI=y\n-CONFIG_PINCTRL_MSM=y\n-CONFIG_PINCTRL_APQ8064=y\n-CONFIG_PINCTRL_APQ8084=y\n-CONFIG_PINCTRL_IPQ4019=y\n-CONFIG_PINCTRL_IPQ8064=y\n-CONFIG_PINCTRL_MSM8226=y\n-CONFIG_PINCTRL_MSM8660=y\n-CONFIG_PINCTRL_MSM8960=y\n-CONFIG_PINCTRL_MDM9607=y\n-CONFIG_PINCTRL_MDM9615=y\n-CONFIG_PINCTRL_MSM8X74=y\n-CONFIG_PINCTRL_MSM8909=y\n-CONFIG_PINCTRL_MSM8916=y\n CONFIG_GPIOLIB=y\n-CONFIG_PINCTRL_SDX55=y\n-CONFIG_PINCTRL_SDX65=y\n CONFIG_PINCTRL_QCOM_SPMI_PMIC=y\n CONFIG_PINCTRL_QCOM_SSBI_PMIC=y\n CONFIG_GPIO_SYSFS=y\ndiff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig\nindex dd1ac01ee29b..f4dfd0cc853c 100644\n--- a/arch/arm64/configs/defconfig\n+++ b/arch/arm64/configs/defconfig\n@@ -652,54 +652,8 @@ CONFIG_PINCTRL_IMX8ULP=y\n CONFIG_PINCTRL_IMX91=y\n CONFIG_PINCTRL_IMX93=y\n CONFIG_PINCTRL_IMX_SCMI=y\n-CONFIG_PINCTRL_MSM=y\n-CONFIG_PINCTRL_ELIZA=y\n-CONFIG_PINCTRL_GLYMUR=y\n-CONFIG_PINCTRL_IPQ5018=y\n-CONFIG_PINCTRL_IPQ5210=y\n-CONFIG_PINCTRL_IPQ5332=y\n-CONFIG_PINCTRL_IPQ5424=y\n-CONFIG_PINCTRL_IPQ8074=y\n-CONFIG_PINCTRL_IPQ6018=y\n-CONFIG_PINCTRL_IPQ9574=y\n-CONFIG_PINCTRL_KAANAPALI=y\n-CONFIG_PINCTRL_MSM8916=y\n-CONFIG_PINCTRL_MSM8953=y\n-CONFIG_PINCTRL_MSM8976=y\n-CONFIG_PINCTRL_MSM8994=y\n-CONFIG_PINCTRL_MSM8996=y\n-CONFIG_PINCTRL_MSM8998=y\n-CONFIG_PINCTRL_QCM2290=y\n-CONFIG_PINCTRL_QCS404=y\n-CONFIG_PINCTRL_QCS615=y\n-CONFIG_PINCTRL_QCS8300=y\n-CONFIG_PINCTRL_QDF2XXX=y\n-CONFIG_PINCTRL_QDU1000=y\n CONFIG_PINCTRL_RP1=m\n-CONFIG_PINCTRL_SA8775P=y\n-CONFIG_PINCTRL_SC7180=y\n-CONFIG_PINCTRL_SC7280=y\n-CONFIG_PINCTRL_SC8180X=y\n-CONFIG_PINCTRL_SC8280XP=y\n-CONFIG_PINCTRL_SDM660=y\n-CONFIG_PINCTRL_SDM670=y\n-CONFIG_PINCTRL_SDM845=y\n-CONFIG_PINCTRL_SDX75=y\n CONFIG_PINCTRL_SKY1=y\n-CONFIG_PINCTRL_SM4450=y\n-CONFIG_PINCTRL_SM6115=y\n-CONFIG_PINCTRL_SM6125=y\n-CONFIG_PINCTRL_SM6350=y\n-CONFIG_PINCTRL_SM6375=y\n-CONFIG_PINCTRL_MILOS=y\n-CONFIG_PINCTRL_SM8150=y\n-CONFIG_PINCTRL_SM8250=y\n-CONFIG_PINCTRL_SM8350=y\n-CONFIG_PINCTRL_SM8450=y\n-CONFIG_PINCTRL_SM8550=y\n-CONFIG_PINCTRL_SM8650=y\n-CONFIG_PINCTRL_SM8750=y\n-CONFIG_PINCTRL_X1E80100=y\n CONFIG_PINCTRL_QCOM_SPMI_PMIC=y\n CONFIG_PINCTRL_LPASS_LPI=m\n CONFIG_PINCTRL_MILOS_LPASS_LPI=m\ndiff --git a/drivers/pinctrl/qcom/Kconfig b/drivers/pinctrl/qcom/Kconfig\nindex 80af372a1147..ed5347cebb4c 100644\n--- a/drivers/pinctrl/qcom/Kconfig\n+++ b/drivers/pinctrl/qcom/Kconfig\n@@ -6,6 +6,7 @@ config PINCTRL_MSM\n \tdepends on GPIOLIB\n \t# OF for pinconf_generic_dt_node_to_map_group() from GENERIC_PINCONF\n \tdepends on OF\n+\tdefault ARCH_QCOM\n \tselect QCOM_SCM\n \tselect PINMUX\n \tselect GENERIC_PINMUX_FUNCTIONS\ndiff --git a/drivers/pinctrl/qcom/Kconfig.msm b/drivers/pinctrl/qcom/Kconfig.msm\nindex 836cdeca1006..1f77ccb2dcaf 100644\n--- a/drivers/pinctrl/qcom/Kconfig.msm\n+++ b/drivers/pinctrl/qcom/Kconfig.msm\n@@ -4,6 +4,7 @@ if PINCTRL_MSM\n config PINCTRL_APQ8064\n \ttristate \"Qualcomm APQ8064 pin controller driver\"\n \tdepends on ARM || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm TLMM block found in the Qualcomm APQ8064 platform.\n@@ -11,6 +12,7 @@ config PINCTRL_APQ8064\n config PINCTRL_APQ8084\n \ttristate \"Qualcomm APQ8084 pin controller driver\"\n \tdepends on ARM || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm TLMM block found in the Qualcomm APQ8084 platform.\n@@ -18,6 +20,7 @@ config PINCTRL_APQ8084\n config PINCTRL_ELIZA\n \ttristate \"Qualcomm Technologies Inc Eliza pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc Top Level Mode Multiplexer block (TLMM)\n@@ -28,6 +31,7 @@ config PINCTRL_ELIZA\n config PINCTRL_GLYMUR\n \ttristate \"Qualcomm Technologies Inc Glymur pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc Top Level Mode Multiplexer block (TLMM)\n@@ -38,6 +42,7 @@ config PINCTRL_GLYMUR\n config PINCTRL_HAWI\n \ttristate \"Qualcomm Technologies Inc Hawi pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc Top Level Mode Multiplexer block (TLMM)\n@@ -48,6 +53,7 @@ config PINCTRL_HAWI\n config PINCTRL_IPQ4019\n \ttristate \"Qualcomm IPQ4019 pin controller driver\"\n \tdepends on ARM || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm TLMM block found in the Qualcomm IPQ4019 platform.\n@@ -55,6 +61,7 @@ config PINCTRL_IPQ4019\n config PINCTRL_IPQ5018\n \ttristate \"Qualcomm Technologies, Inc. IPQ5018 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for\n \t the Qualcomm Technologies Inc. TLMM block found on the\n@@ -64,6 +71,7 @@ config PINCTRL_IPQ5018\n config PINCTRL_IPQ8064\n \ttristate \"Qualcomm IPQ8064 pin controller driver\"\n \tdepends on ARM || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm TLMM block found in the Qualcomm IPQ8064 platform.\n@@ -71,6 +79,7 @@ config PINCTRL_IPQ8064\n config PINCTRL_IPQ5210\n \ttristate \"Qualcomm Technologies Inc IPQ5210 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -79,6 +88,7 @@ config PINCTRL_IPQ5210\n config PINCTRL_IPQ5332\n \ttristate \"Qualcomm Technologies Inc IPQ5332 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -87,6 +97,7 @@ config PINCTRL_IPQ5332\n config PINCTRL_IPQ5424\n \ttristate \"Qualcomm Technologies, Inc. IPQ5424 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for\n the Qualcomm Technologies Inc. TLMM block found on the\n@@ -96,6 +107,7 @@ config PINCTRL_IPQ5424\n config PINCTRL_IPQ8074\n \ttristate \"Qualcomm Technologies, Inc. IPQ8074 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for\n \t the Qualcomm Technologies Inc. TLMM block found on the\n@@ -105,6 +117,7 @@ config PINCTRL_IPQ8074\n config PINCTRL_IPQ6018\n \ttristate \"Qualcomm Technologies, Inc. IPQ6018 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for\n \t the Qualcomm Technologies Inc. TLMM block found on the\n@@ -114,6 +127,7 @@ config PINCTRL_IPQ6018\n config PINCTRL_IPQ9574\n \ttristate \"Qualcomm Technologies, Inc. IPQ9574 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for\n the Qualcomm Technologies Inc. TLMM block found on the\n@@ -123,6 +137,7 @@ config PINCTRL_IPQ9574\n config PINCTRL_KAANAPALI\n \ttristate \"Qualcomm Technologies Inc Kaanapali pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -131,6 +146,7 @@ config PINCTRL_KAANAPALI\n config PINCTRL_MSM8226\n \ttristate \"Qualcomm 8226 pin controller driver\"\n \tdepends on ARM || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -139,6 +155,7 @@ config PINCTRL_MSM8226\n config PINCTRL_MSM8660\n \ttristate \"Qualcomm 8660 pin controller driver\"\n \tdepends on ARM || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm TLMM block found in the Qualcomm 8660 platform.\n@@ -146,12 +163,14 @@ config PINCTRL_MSM8660\n config PINCTRL_MSM8960\n \ttristate \"Qualcomm 8960 pin controller driver\"\n \tdepends on ARM || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm TLMM block found in the Qualcomm 8960 platform.\n \n config PINCTRL_MDM9607\n \ttristate \"Qualcomm 9607 pin controller driver\"\n+\tdefault ARCH_QCOM if ARM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm TLMM block found in the Qualcomm 9607 platform.\n@@ -159,6 +178,7 @@ config PINCTRL_MDM9607\n config PINCTRL_MDM9615\n \ttristate \"Qualcomm 9615 pin controller driver\"\n \tdepends on ARM || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm TLMM block found in the Qualcomm 9615 platform.\n@@ -166,6 +186,7 @@ config PINCTRL_MDM9615\n config PINCTRL_MSM8X74\n \ttristate \"Qualcomm 8x74 pin controller driver\"\n \tdepends on ARM || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm TLMM block found in the Qualcomm 8974 platform.\n@@ -173,12 +194,14 @@ config PINCTRL_MSM8X74\n config PINCTRL_MSM8909\n \ttristate \"Qualcomm 8909 pin controller driver\"\n \tdepends on ARM || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm TLMM block found on the Qualcomm MSM8909 platform.\n \n config PINCTRL_MSM8916\n \ttristate \"Qualcomm 8916 pin controller driver\"\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm TLMM block found on the Qualcomm 8916 platform.\n@@ -192,6 +215,7 @@ config PINCTRL_MSM8917\n config PINCTRL_MSM8953\n \ttristate \"Qualcomm 8953 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm TLMM block found on the Qualcomm MSM8953 platform.\n@@ -201,6 +225,7 @@ config PINCTRL_MSM8953\n config PINCTRL_MSM8976\n \ttristate \"Qualcomm 8976 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm TLMM block found on the Qualcomm MSM8976 platform.\n@@ -210,6 +235,7 @@ config PINCTRL_MSM8976\n config PINCTRL_MSM8994\n \ttristate \"Qualcomm 8994 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm TLMM block found in the Qualcomm 8994 platform. The\n@@ -218,6 +244,7 @@ config PINCTRL_MSM8994\n config PINCTRL_MSM8996\n \ttristate \"Qualcomm MSM8996 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm TLMM block found in the Qualcomm MSM8996 platform.\n@@ -225,6 +252,7 @@ config PINCTRL_MSM8996\n config PINCTRL_MSM8998\n \ttristate \"Qualcomm MSM8998 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm TLMM block found in the Qualcomm MSM8998 platform.\n@@ -232,6 +260,7 @@ config PINCTRL_MSM8998\n config PINCTRL_QCM2290\n \ttristate \"Qualcomm QCM2290 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t TLMM block found in the Qualcomm QCM2290 platform.\n@@ -239,6 +268,7 @@ config PINCTRL_QCM2290\n config PINCTRL_QCS404\n \ttristate \"Qualcomm QCS404 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t TLMM block found in the Qualcomm QCS404 platform.\n@@ -246,6 +276,7 @@ config PINCTRL_QCS404\n config PINCTRL_QCS615\n \ttristate \"Qualcomm Technologies QCS615 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t TLMM block found on the Qualcomm QCS615 platform.\n@@ -253,6 +284,7 @@ config PINCTRL_QCS615\n config PINCTRL_QCS8300\n \ttristate \"Qualcomm Technologies QCS8300 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux and pinconf driver for the Qualcomm\n \t TLMM block found on the Qualcomm QCS8300 platform.\n@@ -260,6 +292,7 @@ config PINCTRL_QCS8300\n config PINCTRL_QDF2XXX\n \ttristate \"Qualcomm Technologies QDF2xxx pin controller driver\"\n \tdepends on ACPI\n+\tdefault ARCH_QCOM if ARM64\n \thelp\n \t This is the GPIO driver for the TLMM block found on the\n \t Qualcomm Technologies QDF2xxx SOCs.\n@@ -267,6 +300,7 @@ config PINCTRL_QDF2XXX\n config PINCTRL_QDU1000\n \ttristate \"Qualcomm Technologies Inc QDU1000/QRU1000 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf, and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -275,6 +309,7 @@ config PINCTRL_QDU1000\n config PINCTRL_SA8775P\n \ttristate \"Qualcomm Technologies Inc SA8775P pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux and pinconf driver for the Qualcomm\n \t TLMM block found on the Qualcomm SA8775P platforms.\n@@ -290,6 +325,7 @@ config PINCTRL_SAR2130P\n config PINCTRL_SC7180\n \ttristate \"Qualcomm Technologies Inc SC7180 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -298,6 +334,7 @@ config PINCTRL_SC7180\n config PINCTRL_SC7280\n \ttristate \"Qualcomm Technologies Inc SC7280 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -307,6 +344,7 @@ config PINCTRL_SC8180X\n \ttristate \"Qualcomm Technologies Inc SC8180x pin controller driver\"\n \tdepends on (OF || ACPI)\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -315,6 +353,7 @@ config PINCTRL_SC8180X\n config PINCTRL_SC8280XP\n \ttristate \"Qualcomm Technologies Inc SC8280xp pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -323,6 +362,7 @@ config PINCTRL_SC8280XP\n config PINCTRL_SDM660\n \ttristate \"Qualcomm Technologies Inc SDM660 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -331,6 +371,7 @@ config PINCTRL_SDM660\n config PINCTRL_SDM670\n \ttristate \"Qualcomm Technologies Inc SDM670 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -340,6 +381,7 @@ config PINCTRL_SDM845\n \ttristate \"Qualcomm Technologies Inc SDM845 pin controller driver\"\n \tdepends on (OF || ACPI)\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -348,6 +390,7 @@ config PINCTRL_SDM845\n config PINCTRL_SDX55\n \ttristate \"Qualcomm Technologies Inc SDX55 pin controller driver\"\n \tdepends on ARM || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -356,6 +399,7 @@ config PINCTRL_SDX55\n config PINCTRL_SDX65\n tristate \"Qualcomm Technologies Inc SDX65 pin controller driver\"\n depends on ARM || COMPILE_TEST\n+\tdefault ARCH_QCOM\n help\n This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -364,6 +408,7 @@ config PINCTRL_SDX65\n config PINCTRL_SDX75\n tristate \"Qualcomm Technologies Inc SDX75 pin controller driver\"\n depends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n help\n This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -372,6 +417,7 @@ config PINCTRL_SDX75\n config PINCTRL_SM4450\n \ttristate \"Qualcomm Technologies Inc SM4450 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -380,6 +426,7 @@ config PINCTRL_SM4450\n config PINCTRL_SM6115\n \ttristate \"Qualcomm Technologies Inc SM6115,SM4250 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -388,6 +435,7 @@ config PINCTRL_SM6115\n config PINCTRL_SM6125\n \ttristate \"Qualcomm Technologies Inc SM6125 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -396,6 +444,7 @@ config PINCTRL_SM6125\n config PINCTRL_SM6350\n \ttristate \"Qualcomm Technologies Inc SM6350 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -404,6 +453,7 @@ config PINCTRL_SM6350\n config PINCTRL_SM6375\n \ttristate \"Qualcomm Technologies Inc SM6375 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -412,6 +462,7 @@ config PINCTRL_SM6375\n config PINCTRL_SM7150\n \ttristate \"Qualcomm Technologies Inc SM7150 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -420,6 +471,7 @@ config PINCTRL_SM7150\n config PINCTRL_MILOS\n \ttristate \"Qualcomm Technologies Inc Milos pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -428,6 +480,7 @@ config PINCTRL_MILOS\n config PINCTRL_SM8150\n \ttristate \"Qualcomm Technologies Inc SM8150 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -436,6 +489,7 @@ config PINCTRL_SM8150\n config PINCTRL_SM8250\n \ttristate \"Qualcomm Technologies Inc SM8250 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -444,6 +498,7 @@ config PINCTRL_SM8250\n config PINCTRL_SM8350\n \ttristate \"Qualcomm Technologies Inc SM8350 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -452,6 +507,7 @@ config PINCTRL_SM8350\n config PINCTRL_SM8450\n \ttristate \"Qualcomm Technologies Inc SM8450 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -460,6 +516,7 @@ config PINCTRL_SM8450\n config PINCTRL_SM8550\n \ttristate \"Qualcomm Technologies Inc SM8550 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -468,6 +525,7 @@ config PINCTRL_SM8550\n config PINCTRL_SM8650\n \ttristate \"Qualcomm Technologies Inc SM8650 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -476,6 +534,7 @@ config PINCTRL_SM8650\n config PINCTRL_SM8750\n \ttristate \"Qualcomm Technologies Inc SM8750 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -484,6 +543,7 @@ config PINCTRL_SM8750\n config PINCTRL_X1E80100\n \ttristate \"Qualcomm Technologies Inc X1E80100 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc Top Level Mode Multiplexer block (TLMM)\n","prefixes":[]}