{"id":2227765,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2227765/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-ppc/patch/20260424083837.214947-7-adityag@linux.ibm.com/","project":{"id":69,"url":"http://patchwork.ozlabs.org/api/1.1/projects/69/?format=json","name":"QEMU powerpc development","link_name":"qemu-ppc","list_id":"qemu-ppc.nongnu.org","list_email":"qemu-ppc@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260424083837.214947-7-adityag@linux.ibm.com>","date":"2026-04-24T08:38:33","name":"[v6,06/10] pnv/mpipl: Set thread entry size to be allocated by firmware","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"2e13b5bf6ebc2fad50618e28174d2d4d0a18bac1","submitter":{"id":86610,"url":"http://patchwork.ozlabs.org/api/1.1/people/86610/?format=json","name":"Aditya Gupta","email":"adityag@linux.ibm.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-ppc/patch/20260424083837.214947-7-adityag@linux.ibm.com/mbox/","series":[{"id":501319,"url":"http://patchwork.ozlabs.org/api/1.1/series/501319/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-ppc/list/?series=501319","date":"2026-04-24T08:38:28","name":"Implement MPIPL for PowerNV","version":6,"mbox":"http://patchwork.ozlabs.org/series/501319/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2227765/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2227765/checks/","tags":{},"headers":{"Return-Path":"<qemu-ppc-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=ibm.com header.i=@ibm.com header.a=rsa-sha256\n header.s=pp1 header.b=jrfbzpBk;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-ppc-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g25xc3CMlz1yD5\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 24 Apr 2026 18:40:04 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-ppc-bounces@nongnu.org>)\n\tid 1wGC4R-0004lk-OH; Fri, 24 Apr 2026 04:39:32 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <adityag@linux.ibm.com>)\n id 1wGC4P-0004kG-AR; Fri, 24 Apr 2026 04:39:29 -0400","from mx0b-001b2d01.pphosted.com ([148.163.158.5])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <adityag@linux.ibm.com>)\n id 1wGC4N-0005Xm-RP; Fri, 24 Apr 2026 04:39:29 -0400","from pps.filterd (m0356516.ppops.net [127.0.0.1])\n by mx0a-001b2d01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 63O5HWVN335114; Fri, 24 Apr 2026 08:39:26 GMT","from ppma13.dal12v.mail.ibm.com\n (dd.9e.1632.ip4.static.sl-reverse.com [50.22.158.221])\n by mx0a-001b2d01.pphosted.com (PPS) with ESMTPS id 4dpeu7v3nu-1\n (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);\n Fri, 24 Apr 2026 08:39:25 +0000 (GMT)","from pps.filterd (ppma13.dal12v.mail.ibm.com [127.0.0.1])\n by ppma13.dal12v.mail.ibm.com (8.18.1.7/8.18.1.7) with ESMTP id\n 63O8ZaJB015624;\n Fri, 24 Apr 2026 08:39:25 GMT","from smtprelay04.fra02v.mail.ibm.com ([9.218.2.228])\n by ppma13.dal12v.mail.ibm.com (PPS) with ESMTPS id 4dpjkya3g8-1\n (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);\n Fri, 24 Apr 2026 08:39:25 +0000 (GMT)","from smtpav06.fra02v.mail.ibm.com (smtpav06.fra02v.mail.ibm.com\n [10.20.54.105])\n by smtprelay04.fra02v.mail.ibm.com (8.14.9/8.14.9/NCO v10.0) with ESMTP id\n 63O8dLm113828550\n (version=TLSv1/SSLv3 cipher=DHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK);\n Fri, 24 Apr 2026 08:39:21 GMT","from smtpav06.fra02v.mail.ibm.com (unknown [127.0.0.1])\n by IMSVA (Postfix) with ESMTP id 8006320049;\n Fri, 24 Apr 2026 08:39:21 +0000 (GMT)","from smtpav06.fra02v.mail.ibm.com (unknown [127.0.0.1])\n by IMSVA (Postfix) with ESMTP id 7B7A22004B;\n Fri, 24 Apr 2026 08:39:17 +0000 (GMT)","from li-3c92a0cc-27cf-11b2-a85c-b804d9ca68fa.ibm.com (unknown\n [9.39.31.230]) by smtpav06.fra02v.mail.ibm.com (Postfix) with ESMTP;\n Fri, 24 Apr 2026 08:39:17 +0000 (GMT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=ibm.com; h=cc\n :content-transfer-encoding:date:from:in-reply-to:message-id\n :mime-version:references:subject:to; s=pp1; bh=qPFS081akU8hR3rm8\n VprqXJ4JCIYb/A4K8GZfM5+G00=; b=jrfbzpBkNCtkS/U3rYnrCDUoMSHGlACbw\n kkaPqHz6Etmz73TeXOeEtmOEQh2FLjgoSaArZmPUxTezdl4EE5bL9ar1hbAEdxeO\n 2WuF3ysIWask8wR4f1JBv4u9lzdp3SLyoiKf3iVW1rD6uzfbk4QG94bdU1Qhxl3I\n UmwJeCr1/amW9OhI/7j7CujNHk+5rBGxEJlTABicaZNr2H2fIVz1p3sz1ihQtFYw\n Tfw6goc/EZFXh8gE96nKZlOl1/yhy44vmBTjFk0h8AM0pRCtuGHnRuhKp7W5J6np\n mdp+sCzH3dPwUiI3/kC0bVBL3E4XhOVUZ2KcQeZRuOf+LzD2hPG3A==","From":"Aditya Gupta <adityag@linux.ibm.com>","To":"<qemu-devel@nongnu.org>","Cc":"<qemu-ppc@nongnu.org>, Hari Bathini <hbathini@linux.ibm.com>,\n Sourabh Jain <sourabhjain@linux.ibm.com>,\n Harsh Prateek Bora <harshpb@linux.ibm.com>,\n Nicholas Piggin <npiggin@gmail.com>,\n Miles Glenn <milesg@linux.ibm.com>, Chinmay Rath <rathc@linux.ibm.com>,\n Shivang Upadhyay <shivangu@linux.ibm.com>","Subject":"[PATCH v6 06/10] pnv/mpipl: Set thread entry size to be allocated by\n firmware","Date":"Fri, 24 Apr 2026 14:08:33 +0530","Message-ID":"<20260424083837.214947-7-adityag@linux.ibm.com>","X-Mailer":"git-send-email 2.53.0","In-Reply-To":"<20260424083837.214947-1-adityag@linux.ibm.com>","References":"<20260424083837.214947-1-adityag@linux.ibm.com>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","X-TM-AS-GCONF":"00","X-Proofpoint-Reinject":"loops=2 maxloops=12","X-Proofpoint-ORIG-GUID":"Aqp0Dw4H-ByUSyZeyGt1c_Zj11Amcehg","X-Authority-Analysis":"v=2.4 cv=Ksp9H2WN c=1 sm=1 tr=0 ts=69eb2c3e cx=c_pps\n a=AfN7/Ok6k8XGzOShvHwTGQ==:117 a=AfN7/Ok6k8XGzOShvHwTGQ==:17\n a=A5OVakUREuEA:10 a=VkNPw1HP01LnGYTKEx00:22 a=RnoormkPH1_aCDwRdu11:22\n a=Y2IxJ9c9Rs8Kov3niI8_:22 a=VnNF1IyMAAAA:8 a=cAoldatroyQ9OnmYqHEA:9","X-Proofpoint-GUID":"JSC2oiNw0X4-YxsRvkW4-aNjr9dEeA3a","X-Proofpoint-Spam-Details-Enc":"AW1haW4tMjYwNDI0MDA3NiBTYWx0ZWRfX+3LS4BojVzw3\n 33bLMDy/8+bTufepPpmBM5W307wjXGFKWMMwdg8xGPwGR+TNZWPib2SdWD9Qknd2sc3gZgfMwjl\n g3dRIm7W/ewZH/0FKZxPShx8M/ByU6zU2V0cfPpfyKqg7copTrvzMizkybZr023p9JzKIXohzmL\n DC4FinfOjoBMqoOx6ujEpZM+sBmLvxUl9rMDSiMU7MbKgcdLaf0RWY4/EPov2meMpFdbz2GI83k\n sCbNhyVhUDf/IxOohdDxkAfQ7be/keURS5BLgqydRNvNw5W62S8oiqs5RRDgiAiITR6/3sTuCpW\n f6S2bSriCAvHijsl+9I1gg3A424M8oY7+5dNldNMh+TCfUFYgQGk1Tf6Hpdb+cLYdXF9NB5QPfL\n loi1/iAX0e93MmSC+UA/cpd0nY+qlgD32qlrVS0zAqYxxtmzUiNEGtsDD3/zQobde5LO/ViZPjj\n 4p/JJRcNo8k6YtVnXEA==","X-Proofpoint-Virus-Version":"vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-23_03,2026-04-21_02,2025-10-01_01","X-Proofpoint-Spam-Details":"rule=outbound_notspam policy=outbound score=0\n bulkscore=0 impostorscore=0 malwarescore=0 phishscore=0 priorityscore=1501\n lowpriorityscore=0 clxscore=1015 adultscore=0 suspectscore=0 spamscore=0\n classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0\n reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2604240076","Received-SPF":"pass client-ip=148.163.158.5;\n envelope-from=adityag@linux.ibm.com;\n helo=mx0b-001b2d01.pphosted.com","X-Spam_score_int":"-26","X-Spam_score":"-2.7","X-Spam_bar":"--","X-Spam_report":"(-2.7 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_LOW=-0.7,\n RCVD_IN_MSPIKE_H4=0.001, RCVD_IN_MSPIKE_WL=0.001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-ppc@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"<qemu-ppc.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-ppc>,\n <mailto:qemu-ppc-request@nongnu.org?subject=unsubscribe>","List-Archive":"<https://lists.nongnu.org/archive/html/qemu-ppc>","List-Post":"<mailto:qemu-ppc@nongnu.org>","List-Help":"<mailto:qemu-ppc-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-ppc>,\n <mailto:qemu-ppc-request@nongnu.org?subject=subscribe>","Errors-To":"qemu-ppc-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-ppc-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"Set the \"Thread Register State Entry Size\" that is required by firmware\n(OPAL), to know size of memory to allocate to capture CPU state, in the\nevent of a crash\n\nReviewed-by: Hari Bathini <hbathini@linux.ibm.com>\nReviewed-by: Sourabh Jain <sourabhjain@linux.ibm.com>\nSigned-off-by: Aditya Gupta <adityag@linux.ibm.com>\n---\n hw/ppc/pnv.c | 25 +++++++++++++++++++++++++\n 1 file changed, 25 insertions(+)","diff":"diff --git a/hw/ppc/pnv.c b/hw/ppc/pnv.c\nindex 524563dcfc23..09b69c355a45 100644\n--- a/hw/ppc/pnv.c\n+++ b/hw/ppc/pnv.c\n@@ -748,10 +748,35 @@ static void pnv_powerdown_notify(Notifier *n, void *opaque)\n \n static void pnv_reset(MachineState *machine, ResetType type)\n {\n+    PnvMachineState *pnv = PNV_MACHINE(machine);\n     void *fdt;\n \n     qemu_devices_reset(type);\n \n+    if (!pnv->mpipl_state.is_next_boot_mpipl) {\n+        /*\n+         * Set the \"Thread Register State Entry Size\", so that firmware can\n+         * allocate enough memory to capture CPU state in the event of a\n+         * crash\n+         */\n+\n+        MpiplProcDumpArea proc_area;\n+\n+        proc_area.version = PROC_DUMP_AREA_VERSION_P9;\n+        proc_area.thread_size = cpu_to_be32(sizeof(MpiplPreservedCPUState));\n+\n+        /* These are to be allocated & assigned by the firmware */\n+        proc_area.alloc_addr = 0;\n+        proc_area.alloc_size = 0;\n+\n+        /* These get assigned after crash, when QEMU preserves the registers */\n+        proc_area.dest_addr = 0;\n+        proc_area.act_size = 0;\n+\n+        cpu_physical_memory_write(PROC_DUMP_AREA_OFF, &proc_area,\n+                sizeof(proc_area));\n+    }\n+\n     fdt = machine->fdt;\n     cpu_physical_memory_write(PNV_FDT_ADDR, fdt, fdt_totalsize(fdt));\n }\n","prefixes":["v6","06/10"]}