{"id":2227664,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2227664/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-9-richard.henderson@linaro.org/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.1/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260424043014.46305-9-richard.henderson@linaro.org>","date":"2026-04-24T04:29:42","name":"[v2,08/40] target/arm: Introduce FPMR","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"2cc6533c169c1b1f36aa58549a030c72eb0f9cc8","submitter":{"id":72104,"url":"http://patchwork.ozlabs.org/api/1.1/people/72104/?format=json","name":"Richard Henderson","email":"richard.henderson@linaro.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-9-richard.henderson@linaro.org/mbox/","series":[{"id":501300,"url":"http://patchwork.ozlabs.org/api/1.1/series/501300/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=501300","date":"2026-04-24T04:29:37","name":"target/arm: Implement FEAT_FP8","version":2,"mbox":"http://patchwork.ozlabs.org/series/501300/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2227664/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2227664/checks/","tags":{},"headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=fP2cmbR9;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g20Rf0SVCz1yHv\n\tfor ; Fri, 24 Apr 2026 14:32:14 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from )\n\tid 1wG8By-0006W6-OJ; Fri, 24 Apr 2026 00:31:02 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from )\n id 1wG8Bv-0006Kf-Uo\n for qemu-devel@nongnu.org; Fri, 24 Apr 2026 00:31:00 -0400","from mail-oa1-x31.google.com ([2001:4860:4864:20::31])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from )\n id 1wG8Bu-0002iT-6Z\n for qemu-devel@nongnu.org; Fri, 24 Apr 2026 00:30:59 -0400","by mail-oa1-x31.google.com with SMTP id\n 586e51a60fabf-42fdab683a9so1373327fac.1\n for ; Thu, 23 Apr 2026 21:30:57 -0700 (PDT)","from stoup.. ([172.58.183.19]) by smtp.gmail.com with ESMTPSA id\n 586e51a60fabf-42b9ac54ec5sm18880864fac.13.2026.04.23.21.30.53\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Thu, 23 Apr 2026 21:30:56 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1777005057; x=1777609857; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=bQOANj7Y0pZJUmBoHVkVj+8tE/9rp7PAWdZqpVIG7Nk=;\n b=fP2cmbR9aFBmzfRUJFZB4Z2i484f1ZZFagAx8Zw4eWbsUwyP3/OpG+5ZkksWryjinY\n 0kNsRn4qcdCGmzR1I1nHq+axnLz+AIeQ++bIGEibN6ZiOhyaZD7VeUckDYsLKEZRoXQ9\n eOugwsuSMizsau1G5PZWptD88KmrKreyctnvt3XvMwvPrR8OeSgO+cvj0t7VHGMW9U24\n zUweFp5pHukFSD6lMqsf1r0l7KXLYko+O6a6jkKnQpfLMH2bo/t6NfdE7dL7tLd/6oek\n crlyjSU9XUAwiZC7MJJKFDEyF8t/Vc4nNustZIrqHSznA5cbTfm5w+m9i1RKDHvowNIP\n Jztw==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1777005057; x=1777609857;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=bQOANj7Y0pZJUmBoHVkVj+8tE/9rp7PAWdZqpVIG7Nk=;\n b=DZ2Hc/nia38SozRoLePiEi0ooeQWDGR3qsDfRezueBCHJ/lLpPSlcAu2IBl4wL7X94\n /zIUD6u+T9l1r2OxGjCJYsvga32x0O+9i9q84Yo2G2lxFvSzt6ddNLOISfvDt8AtBHjC\n xu7HkcGNI/LiKxZ2EUe0tjJdOnQpwA06e0m7yRyZ3Df9ZPc5xVCKgM0AUJYy3TKMpWAB\n fZ0OZ+dY1Sybd10vb2ZFPDEgtnGakum0ur7yxWg3rvoZzBsB/7Dv+oXMPYVBfebQXcEZ\n QXmAUXvGylk9sa1VXNajvcmjmDM9CGSj+3UxFnoMcxnMLzuKkgWBpPFJHRign4y8i2lo\n KspA==","X-Gm-Message-State":"AOJu0YyaM2B/fPR3Ffg2w1XpfpcUmkKBbhawUEuCVZA3RkAjg9bBRazG\n vSvmiNeHGPI7lQiKS1MhpTCvhqICktIp+nHkAZ+kBAVgXfvhDR+prua1X66Rx5f/Ov7NMOP7AH+\n vY9CkzjA=","X-Gm-Gg":"AeBDietW9+Z9ycKpula6BHDpUh8HHmE8NBk4lKIC0k6UXgO+pyx6MBg4atIlEshjt6q\n 6E/XaAmx8eKeT69UdYTIS4lV6TROw3WvftKMniZjls21F4QVMwKUOyt0y6NHetgO29WrcEMxyzl\n G5a5z8Rui1/sq91fFTLoy3wgjuTTCam27SuyZjHuQ1FW/J8HvfgmtqytJ+5NzBcXu3SQ3RimVB/\n GEGcF0Ly+P+UgIhwtRErUvuRO/jfzhN7H4UrdIVdC6RssPM91wu6iDD/O2GtK+eECbzC7k1wL/9\n tGL/3u7eeFmI81A5dyrilfoU0Eh94tLDv4nDrZXVcIjvnUNHOfeMu5jfVwHl8SCVewanliJEmca\n s9MavxezjAt6e0TN4JSlsRF+BWWlp7I8FsSWoqpFqu88e8Kfj2X5Ea1D5+M63i8eeoABniij+eZ\n EvXhDP46hnh8UoPCpbColOCoqkKd9nUjTGZhJMMaHK3+vSn94EYqxNReWXJLgNUw==","X-Received":"by 2002:a05:6870:e091:b0:41c:a7b:a8d2 with SMTP id\n 586e51a60fabf-42abf217259mr18723147fac.5.1777005056849;\n Thu, 23 Apr 2026 21:30:56 -0700 (PDT)","From":"Richard Henderson ","To":"qemu-devel@nongnu.org","Cc":"qemu-arm@nongnu.org","Subject":"[PATCH v2 08/40] target/arm: Introduce FPMR","Date":"Fri, 24 Apr 2026 14:29:42 +1000","Message-ID":"<20260424043014.46305-9-richard.henderson@linaro.org>","X-Mailer":"git-send-email 2.43.0","In-Reply-To":"<20260424043014.46305-1-richard.henderson@linaro.org>","References":"<20260424043014.46305-1-richard.henderson@linaro.org>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2001:4860:4864:20::31;\n envelope-from=richard.henderson@linaro.org; helo=mail-oa1-x31.google.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development ","List-Unsubscribe":",\n ","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n ","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"Introduce the special register FPMR and its fields.\nMigrate it when present.\n\nSigned-off-by: Richard Henderson \n---\n target/arm/cpregs.h | 5 +++++\n target/arm/cpu-features.h | 5 +++++\n target/arm/cpu.h | 1 +\n target/arm/internals.h | 9 +++++++++\n target/arm/helper.c | 12 +++++++++++-\n target/arm/machine.c | 20 ++++++++++++++++++++\n 6 files changed, 51 insertions(+), 1 deletion(-)","diff":"diff --git a/target/arm/cpregs.h b/target/arm/cpregs.h\nindex f5ec7484c1..391c0e322b 100644\n--- a/target/arm/cpregs.h\n+++ b/target/arm/cpregs.h\n@@ -149,6 +149,11 @@ enum {\n * should not trap to EL2 when HCR_EL2.NV is set.\n */\n ARM_CP_NV_NO_TRAP = 1 << 22,\n+ /*\n+ * Flag: Access check for this sysreg is constrained by the\n+ * ARM pseudocode function CheckFPMREnabled().\n+ */\n+ ARM_CP_FPMR = 1 << 23,\n };\n \n /*\ndiff --git a/target/arm/cpu-features.h b/target/arm/cpu-features.h\nindex 03631018d7..ddef6fbeb0 100644\n--- a/target/arm/cpu-features.h\n+++ b/target/arm/cpu-features.h\n@@ -1173,6 +1173,11 @@ static inline bool isar_feature_aa64_gcs(const ARMISARegisters *id)\n return FIELD_EX64_IDREG(id, ID_AA64PFR1, GCS) != 0;\n }\n \n+static inline bool isar_feature_aa64_fpmr(const ARMISARegisters *id)\n+{\n+ return FIELD_EX64_IDREG(id, ID_AA64PFR2, FPMR) != 0;\n+}\n+\n static inline bool isar_feature_aa64_tgran4_lpa2(const ARMISARegisters *id)\n {\n return FIELD_SEX64_IDREG(id, ID_AA64MMFR0, TGRAN4) >= 1;\ndiff --git a/target/arm/cpu.h b/target/arm/cpu.h\nindex 6ec3845edf..38deea01bc 100644\n--- a/target/arm/cpu.h\n+++ b/target/arm/cpu.h\n@@ -692,6 +692,7 @@ typedef struct CPUArchState {\n */\n uint64_t fpsr;\n uint64_t fpcr;\n+ uint64_t fpmr;\n \n uint32_t xregs[16];\n \ndiff --git a/target/arm/internals.h b/target/arm/internals.h\nindex b0f6bfa62c..944adc14e7 100644\n--- a/target/arm/internals.h\n+++ b/target/arm/internals.h\n@@ -286,6 +286,15 @@ FIELD(CNTHCTL, EVNTIS, 17, 1)\n FIELD(CNTHCTL, CNTVMASK, 18, 1)\n FIELD(CNTHCTL, CNTPMASK, 19, 1)\n \n+FIELD(FPMR, F8S1, 0, 3)\n+FIELD(FPMR, F8S2, 3, 3)\n+FIELD(FPMR, F8D, 6, 3)\n+FIELD(FPMR, OSM, 14, 1)\n+FIELD(FPMR, OSC, 15, 1)\n+FIELD(FPMR, LSCALE, 16, 7)\n+FIELD(FPMR, NSCALE, 24, 8)\n+FIELD(FPMR, LSCALE2, 32, 6)\n+\n /* We use a few fake FSR values for internal purposes in M profile.\n * M profile cores don't have A/R format FSRs, but currently our\n * get_phys_addr() code assumes A/R profile and reports failures via\ndiff --git a/target/arm/helper.c b/target/arm/helper.c\nindex 08285b69a7..1a0673a343 100644\n--- a/target/arm/helper.c\n+++ b/target/arm/helper.c\n@@ -6286,6 +6286,14 @@ static const ARMCPRegInfo aie_reginfo[] = {\n .type = ARM_CP_CONST, .resetvalue = 0 },\n };\n \n+static const ARMCPRegInfo fpmr_reginfo[] = {\n+ { .name = \"FPMR\", .state = ARM_CP_STATE_AA64,\n+ .opc0 = 3, .opc1 = 3, .crn = 4, .crm = 4, .opc2 = 2,\n+ .access = PL0_RW, .type = ARM_CP_FPU | ARM_CP_FPMR,\n+ .fieldoffset = offsetof(CPUARMState, vfp.fpmr),\n+ }\n+};\n+\n void register_cp_regs_for_features(ARMCPU *cpu)\n {\n /* Register all the coprocessor registers based on feature bits */\n@@ -7535,10 +7543,12 @@ void register_cp_regs_for_features(ARMCPU *cpu)\n define_arm_cp_regs(cpu, mec_mte_reginfo);\n }\n }\n-\n if (cpu_isar_feature(aa64_aie, cpu)) {\n define_arm_cp_regs(cpu, aie_reginfo);\n }\n+ if (cpu_isar_feature(aa64_fpmr, cpu)) {\n+ define_arm_cp_regs(cpu, fpmr_reginfo);\n+ }\n \n if (cpu_isar_feature(any_predinv, cpu)) {\n define_arm_cp_regs(cpu, predinv_reginfo);\ndiff --git a/target/arm/machine.c b/target/arm/machine.c\nindex b0e499515c..11e973e504 100644\n--- a/target/arm/machine.c\n+++ b/target/arm/machine.c\n@@ -960,6 +960,25 @@ static const VMStateDescription vmstate_syndrome64 = {\n },\n };\n \n+static bool fpmr_needed(void *opaque)\n+{\n+ ARMCPU *cpu = opaque;\n+\n+ return arm_feature(&cpu->env, ARM_FEATURE_AARCH64)\n+ && cpu_isar_feature(aa64_fpmr, cpu);\n+}\n+\n+static const VMStateDescription vmstate_fpmr = {\n+ .name = \"cpu/fpmr\",\n+ .version_id = 1,\n+ .minimum_version_id = 1,\n+ .needed = fpmr_needed,\n+ .fields = (const VMStateField[]) {\n+ VMSTATE_UINT64(env.vfp.fpmr, ARMCPU),\n+ VMSTATE_END_OF_LIST()\n+ },\n+};\n+\n static int cpu_pre_save(void *opaque)\n {\n ARMCPU *cpu = opaque;\n@@ -1310,6 +1329,7 @@ const VMStateDescription vmstate_arm_cpu = {\n &vmstate_syndrome64,\n &vmstate_pstate64,\n &vmstate_event,\n+ &vmstate_fpmr,\n NULL\n }\n };\n","prefixes":["v2","08/40"]}