{"id":2227199,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2227199/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260423100229.2941820-26-peter.maydell@linaro.org/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.1/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260423100229.2941820-26-peter.maydell@linaro.org>","date":"2026-04-23T10:01:55","name":"[PULL,25/59] target/arm/tcg/translate-a64.c: use translator_ldl_end instead of arm_ldl_code","commit_ref":null,"pull_url":null,"state":"not-applicable","archived":false,"hash":"9d04d37535c006cd91710b7d9ce569350d9368c7","submitter":{"id":5111,"url":"http://patchwork.ozlabs.org/api/1.1/people/5111/?format=json","name":"Peter Maydell","email":"peter.maydell@linaro.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260423100229.2941820-26-peter.maydell@linaro.org/mbox/","series":[{"id":501172,"url":"http://patchwork.ozlabs.org/api/1.1/series/501172/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=501172","date":"2026-04-23T10:01:35","name":"[PULL,01/59] target/arm/tcg: increase cache level for cpu=max","version":1,"mbox":"http://patchwork.ozlabs.org/series/501172/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2227199/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2227199/checks/","tags":{},"headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=UYs9zrx0;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g1WtM0cvzz1y2d\n\tfor ; Thu, 23 Apr 2026 20:05:15 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from )\n\tid 1wFqu6-0006Ui-B6; Thu, 23 Apr 2026 06:03:34 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from )\n id 1wFqti-0006Sl-9r\n for qemu-devel@nongnu.org; Thu, 23 Apr 2026 06:03:02 -0400","from mail-wr1-x42e.google.com ([2a00:1450:4864:20::42e])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from )\n id 1wFqtg-00027A-OD\n for qemu-devel@nongnu.org; Thu, 23 Apr 2026 06:03:02 -0400","by mail-wr1-x42e.google.com with SMTP id\n ffacd0b85a97d-43d77f60944so5190573f8f.3\n for ; Thu, 23 Apr 2026 03:03:00 -0700 (PDT)","from lanath.. (wildly.archaic.org.uk. [81.2.115.145])\n by smtp.gmail.com with ESMTPSA id\n ffacd0b85a97d-43fe4e4eec9sm49323930f8f.34.2026.04.23.03.02.57\n for \n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Thu, 23 Apr 2026 03:02:58 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1776938579; x=1777543379; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:to:from:from:to:cc:subject:date:message-id\n :reply-to; bh=VXoj8K/1FLMjguol00rR4xSVo1FA7fFJ10qYf85eI6k=;\n b=UYs9zrx0rl+bqwZ0/qHeDcGqZ6xS14Y0RFnt/TxW4ihMcMdQHJOgDxqD1i6A4Vc256\n xMGGoRGagdnsrVxs2Wp1SlExJnW7ymVyR2hLXS74GGMyQkAtwYl5dhBUor4EWl3gpYo5\n 8QsQj2+/1oe6aNnxbS+y8KDS6PuSFc6f8jbDGJgdfCxZc443VeS8QokfKicyd/E3yWPe\n FPps+S2I369chcfcTc6HRRJaWKNhxcS7r6lmpel2Sfq0phXZnWGfhUH61g3D7E4hXNW7\n PT0BY9sF5kLjGdSnJ9y1uAvFlCiwlQaQgJN+HUQkSEb/5RHrFB4o4dUdsYX2P7hhcBGe\n 84vA==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776938579; x=1777543379;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:to:from:x-gm-gg:x-gm-message-state:from:to\n :cc:subject:date:message-id:reply-to;\n bh=VXoj8K/1FLMjguol00rR4xSVo1FA7fFJ10qYf85eI6k=;\n b=SEdht5HHA9X16YaRSXcT2UtvkyvD7vckIFv2GEdaOE7UXehXLHi8L8lXVxqOKxiFSc\n RhWP3V6DwaEFFKW6xHBLxVxxgB+RgIKOGvpwIjKo8UVjkjNPRtLMyp7t/PG1dRnNldYZ\n gjcidiF8IVnDxdU2VoxlpGmaxYyB8DYyNOT7TiJ4Iz9ei6NpyQBykSYLoHot49LURBi8\n ybpxgpTFubK0aFP6RnFDxyaVfzxDnXemB1Pg8l5jyTGtt+zybDC3ZaIlAiPDWYOun4Mg\n dInDTsyVxjiF426Y/glIjO/K8B9F4G4tcAbwxtfv+/w4C3zchN6Yk07yHmzFGLXpXgV8\n nd3w==","X-Gm-Message-State":"AOJu0YywASQ7/HeaMr2tHAoSGtuErGPBTKVLOGlz5Wy6jRSPineeQdJj\n Q05rbjpSAaHR3OX5qdWIZyUwK67YROrIaqgTRaBIE7Kd3SfYqlgSrPDI/kB6cvRjh02ZqXQqQep\n /rejk","X-Gm-Gg":"AeBDievAbv/9YnnETAdGW+bunMoGL7dfy6j6ruQUzebHkPlXVTMFVVtM7BTzQodjao5\n RILOxtbDDjsA8f8Qs0Y9nQOd6Ifs3h+jfBG1RXIwRGl0hqgxWZWreEpDpO9tda+HSn2GaRNF2oL\n BJh34M7Bp8QA2/SYccjPudVxyedA6Jxpe/TtcFHeGAdwfoHd4Uo3riFw914Unt9qgkKxPLX7Os8\n 4lVmEQ+sEPtJgU2z5DVPkIVTxU+U6AsmlHiwuK5pJG8VSm93ExGSgzq1rV8xv+GE0jxvYSK/KjS\n nPvqduv9BOXx9lKYmC8EMKFiqIqhQ2KgFqmXP23ppp3Kxa/mAMg4ejwxIHB7mEu5gpNOqgQ4zUQ\n Waf23wtmNcKdHKGpuqJO4AshF7x1VZcUmRBDSkqBgPfDHqkCd0gTnAn/3UlYlKIJUFTXA7pdcT9\n BMFulbPj2vBx14IUAWWpS3P5fo3tyarDiyqxAWIdUmQAg4CGaWlfP/VgA/ANs4cWoqMT+eFxYCC\n 4olvxKXz+0iBhF7++LJBzCiZLLBwvrK+OJOmN+45w==","X-Received":"by 2002:a5d:584d:0:b0:43f:e263:c02 with SMTP id\n ffacd0b85a97d-43fe3dc8824mr39520135f8f.1.1776938578911;\n Thu, 23 Apr 2026 03:02:58 -0700 (PDT)","From":"Peter Maydell ","To":"qemu-devel@nongnu.org","Subject":"[PULL 25/59] target/arm/tcg/translate-a64.c: use translator_ldl_end\n instead of arm_ldl_code","Date":"Thu, 23 Apr 2026 11:01:55 +0100","Message-ID":"<20260423100229.2941820-26-peter.maydell@linaro.org>","X-Mailer":"git-send-email 2.43.0","In-Reply-To":"<20260423100229.2941820-1-peter.maydell@linaro.org>","References":"<20260423100229.2941820-1-peter.maydell@linaro.org>","MIME-Version":"1.0","Content-Type":"text/plain; charset=UTF-8","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2a00:1450:4864:20::42e;\n envelope-from=peter.maydell@linaro.org; helo=mail-wr1-x42e.google.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development ","List-Unsubscribe":",\n ","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n ","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"From: Pierrick Bouvier \n\nAllows to reduce scope of target/arm/tcg/arm_ldst.h to aarch32 only.\n\nSuggested-by: Richard Henderson \nReviewed-by: Richard Henderson \nReviewed-by: Philippe Mathieu-Daudé \nSigned-off-by: Pierrick Bouvier \nMessage-id: 20260407222208.271838-17-pierrick.bouvier@linaro.org\nSigned-off-by: Peter Maydell \n---\n target/arm/tcg/translate-a64.c | 6 +++---\n 1 file changed, 3 insertions(+), 3 deletions(-)","diff":"diff --git a/target/arm/tcg/translate-a64.c b/target/arm/tcg/translate-a64.c\nindex df2cbd66b3..48b5c57255 100644\n--- a/target/arm/tcg/translate-a64.c\n+++ b/target/arm/tcg/translate-a64.c\n@@ -26,7 +26,6 @@\n #include \"translate-a64.h\"\n #include \"tcg/tcg-op.h\"\n #include \"qemu/log.h\"\n-#include \"arm_ldst.h\"\n #include \"semihosting/semihost.h\"\n #include \"cpregs.h\"\n \n@@ -10801,7 +10800,7 @@ static void aarch64_tr_translate_insn(DisasContextBase *dcbase, CPUState *cpu)\n if (pc & 3) {\n /*\n * PC alignment fault. This has priority over the instruction abort\n- * that we would receive from a translation fault via arm_ldl_code.\n+ * that we would receive from a translation fault via translator_ldl_end.\n * This should only be possible after an indirect branch, at the\n * start of the TB.\n */\n@@ -10813,7 +10812,8 @@ static void aarch64_tr_translate_insn(DisasContextBase *dcbase, CPUState *cpu)\n }\n \n s->pc_curr = pc;\n- insn = arm_ldl_code(env, &s->base, pc, s->sctlr_b);\n+ /* Code is always little-endian on Aarch64 */\n+ insn = translator_ldl_end(env, &s->base, pc, MO_LE);\n s->insn = insn;\n s->base.pc_next = pc + 4;\n \n","prefixes":["PULL","25/59"]}