{"id":2226519,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2226519/?format=json","web_url":"http://patchwork.ozlabs.org/project/uboot/patch/20260422143112.1329478-12-raymondmaoca@gmail.com/","project":{"id":18,"url":"http://patchwork.ozlabs.org/api/1.1/projects/18/?format=json","name":"U-Boot","link_name":"uboot","list_id":"u-boot.lists.denx.de","list_email":"u-boot@lists.denx.de","web_url":null,"scm_url":null,"webscm_url":null},"msgid":"<20260422143112.1329478-12-raymondmaoca@gmail.com>","date":"2026-04-22T14:31:07","name":"[11/16] board: k1: enable SPI NOR flash in SPL","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"53bcf5f36d2e3c952cd823f4ee8f17aee542452f","submitter":{"id":91989,"url":"http://patchwork.ozlabs.org/api/1.1/people/91989/?format=json","name":"Raymond Mao","email":"raymondmaoca@gmail.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/uboot/patch/20260422143112.1329478-12-raymondmaoca@gmail.com/mbox/","series":[{"id":501020,"url":"http://patchwork.ozlabs.org/api/1.1/series/501020/?format=json","web_url":"http://patchwork.ozlabs.org/project/uboot/list/?series=501020","date":"2026-04-22T14:30:56","name":"Add PIN and SPI support for Spacemit K1","version":1,"mbox":"http://patchwork.ozlabs.org/series/501020/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2226519/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2226519/checks/","tags":{},"headers":{"Return-Path":"<u-boot-bounces@lists.denx.de>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256\n header.s=20251104 header.b=Wg+d0Z5d;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=lists.denx.de\n (client-ip=2a01:238:438b:c500:173d:9f52:ddab:ee01; helo=phobos.denx.de;\n envelope-from=u-boot-bounces@lists.denx.de; receiver=patchwork.ozlabs.org)","phobos.denx.de;\n dmarc=pass (p=none dis=none) header.from=gmail.com","phobos.denx.de;\n spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de","phobos.denx.de;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=gmail.com header.i=@gmail.com header.b=\"Wg+d0Z5d\";\n\tdkim-atps=neutral","phobos.denx.de;\n dmarc=pass (p=none dis=none) header.from=gmail.com","phobos.denx.de;\n spf=pass smtp.mailfrom=raymondmaoca@gmail.com"],"Received":["from phobos.denx.de (phobos.denx.de\n [IPv6:2a01:238:438b:c500:173d:9f52:ddab:ee01])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g11tX4NV7z1y2d\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 23 Apr 2026 00:33:40 +1000 (AEST)","from h2850616.stratoserver.net (localhost [IPv6:::1])\n\tby phobos.denx.de (Postfix) with ESMTP id 7CF2F843A4;\n\tWed, 22 Apr 2026 16:32:21 +0200 (CEST)","by phobos.denx.de (Postfix, from userid 109)\n id 43A1C84374; Wed, 22 Apr 2026 16:32:07 +0200 (CEST)","from mail-qt1-x82f.google.com (mail-qt1-x82f.google.com\n [IPv6:2607:f8b0:4864:20::82f])\n (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits))\n (No client certificate requested)\n by phobos.denx.de (Postfix) with ESMTPS id DC1F584314\n for <u-boot@lists.denx.de>; Wed, 22 Apr 2026 16:32:00 +0200 (CEST)","by mail-qt1-x82f.google.com with SMTP id\n d75a77b69052e-50faeb8317bso22150331cf.2\n for <u-boot@lists.denx.de>; Wed, 22 Apr 2026 07:32:00 -0700 (PDT)","from ubuntu.localdomain (172-97-209-197.cpe.distributel.net.\n [172.97.209.197]) by smtp.gmail.com with ESMTPSA id\n d75a77b69052e-50e394903dfsm138772501cf.26.2026.04.22.07.31.58\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Wed, 22 Apr 2026 07:31:59 -0700 (PDT)"],"X-Spam-Checker-Version":"SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de","X-Spam-Level":"","X-Spam-Status":"No, score=-1.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,\n DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,FORGED_GMAIL_RCVD,FREEMAIL_FROM,\n RCVD_IN_DNSWL_BLOCKED,SPF_HELO_NONE,SPF_PASS autolearn=no\n autolearn_force=no version=3.4.2","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=gmail.com; s=20251104; t=1776868319; x=1777473119; darn=lists.denx.de;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=TmkjJ8tdrSt9FopBWWFI70C+HtzT1To5aZFAo3zc0Bo=;\n b=Wg+d0Z5d9IXed/0SLPFTfniusIJsf6ofhvMMhZzyWD3ilGPwbJ3S7jdtvim9zAoZp5\n MCxXwqsQ8bKUcVmZn+HZUoKpj4PCEwh9XRQBa7FAXAL82ujFtHi27/akRpsb4YoKuVV6\n XZK566Y9EwgukCiL5d6nGm35CBjKYgElmp1df2rNE1xWpclnpL0bUT7VMtuRqC3vpn6T\n pmOBx/jhWapARYik7DuLp2Ts91my9lbSWD1bdYe49rJg49ypiWQr8Yk0UPzCcYZiteTU\n LfyxjzUayl9Kx4FK1HZZgSVIas1nordPFznSGAajAnBZWdT5cs/R8BYKS2qqY3+VxVxs\n Sdzg==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776868319; x=1777473119;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=TmkjJ8tdrSt9FopBWWFI70C+HtzT1To5aZFAo3zc0Bo=;\n b=WF6MaZj9dOXhmiMDuvBG+Qq5bzBzPgZ/iKrxi63KsO9yZU1PaCq+Hwxf1jYhoH57xH\n mLIaq5b8cD6VD6I4UbUSd8XLTI0auirCorrXNJIWOqS3hIFku4tF4uckT3TBLY20o9GA\n v0WLCsuxalVECTPkGH4QmILjUxYx+M6lIGKzXxUaSExQshwSr69K2raLoWe6AI8WYPP3\n 6XtIeKD52BV+WKIf+9ebGxYGa/AaLiptyEX4GQtt5Twsc4/SAXgsO5Qb1ak4024C6Ijf\n 4UCdT5hcEDIg957NJagbXwN0e0t5KL084SmU4+SzQGVVSrFqFcUQrdzFFKcqD34VaqbK\n uMMQ==","X-Gm-Message-State":"AOJu0YzhPv2i9mPQ/TW3WTQ9HEYk+xOdL2oWW0aDM9IazH010tXTlCsO\n AOE+G8rhQnTbMF0MEXIWa41+CRkwweoc8k+/ehwplnns9A6/JsU5CoUWvw9xv13/NSw=","X-Gm-Gg":"AeBDies137qJYneY/3mFoZ2zIg3gpSqOGRNYSDtD9mOuaVGAM4KTSbhX3OAGJ3c42F5\n E+9pBjsejk5mZOdADRypo3ufBu+W1fxWBLvmAgQhBz2e+ydlxaq4tpJdxu5Q01kianTiAk5mRR8\n Uf/HcGyS4BOhtBNJISofBD9yngxked3fexLIBs1C7TBM5Os1cFwkqaXFU1JX6mMzYUgG9aASlCx\n UQZynwNawix3yV8MDc69taEyLnpuxtdm8owKrOf5t+I3F/4FYIb5riOvVx9XMH8ct6JgwFDVxZn\n qc0Zq428lT95D8Z/VUlOzFCkDblCiFRy/hcmK+sy4RjoDCdZiRD+pYR5A3/GGvq33awsFFMFv1/\n c0zDZMRRKl5f6iPyVwreR62zm39+vWq4iIYDlKTfrPRP6ktRVOqu8vXGjg6nH36Ubf0q/8jfwy9\n 7A6bHoNwJjJ4RqxDa5VaY+CCiDX8uXPhOloTfhL2+p3SfA884jRyhezRU0ItBqKUxv5EsozJiRJ\n FUZ0++meCEuk0gAxrgWWA==","X-Received":"by 2002:a05:622a:1f8f:b0:50d:9c60:fe2a with SMTP id\n d75a77b69052e-50e368209a9mr340791501cf.1.1776868319323;\n Wed, 22 Apr 2026 07:31:59 -0700 (PDT)","From":"Raymond Mao <raymondmaoca@gmail.com>","To":"u-boot@lists.denx.de","Cc":"uboot@riscstar.com, u-boot-spacemit@groups.io, raymond.mao@riscstar.com,\n rick@andestech.com, ycliang@andestech.com, trini@konsulko.com,\n lukma@denx.de, hs@nabladev.com, jh80.chung@samsung.com, peng.fan@nxp.com,\n xypron.glpk@gmx.de, randolph@andestech.com, dlan@gentoo.org,\n junhui.liu@pigmoral.tech, neil.armstrong@linaro.org,\n quentin.schulz@cherry.de, samuel@sholland.org, raymondmaoca@gmail.com","Subject":"[PATCH 11/16] board: k1: enable SPI NOR flash in SPL","Date":"Wed, 22 Apr 2026 10:31:07 -0400","Message-Id":"<20260422143112.1329478-12-raymondmaoca@gmail.com>","X-Mailer":"git-send-email 2.25.1","In-Reply-To":"<20260422143112.1329478-1-raymondmaoca@gmail.com>","References":"<20260422143112.1329478-1-raymondmaoca@gmail.com>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","X-BeenThere":"u-boot@lists.denx.de","X-Mailman-Version":"2.1.39","Precedence":"list","List-Id":"U-Boot discussion <u-boot.lists.denx.de>","List-Unsubscribe":"<https://lists.denx.de/options/u-boot>,\n <mailto:u-boot-request@lists.denx.de?subject=unsubscribe>","List-Archive":"<https://lists.denx.de/pipermail/u-boot/>","List-Post":"<mailto:u-boot@lists.denx.de>","List-Help":"<mailto:u-boot-request@lists.denx.de?subject=help>","List-Subscribe":"<https://lists.denx.de/listinfo/u-boot>,\n <mailto:u-boot-request@lists.denx.de?subject=subscribe>","Errors-To":"u-boot-bounces@lists.denx.de","Sender":"\"U-Boot\" <u-boot-bounces@lists.denx.de>","X-Virus-Scanned":"clamav-milter 0.103.8 at phobos.denx.de","X-Virus-Status":"Clean"},"content":"From: Raymond Mao <raymond.mao@riscstar.com>\n\nEnable SPI NOR flash in SPL stage.\n\nSigned-off-by: Raymond Mao <raymond.mao@riscstar.com>\n---\n board/spacemit/k1/spl.c       | 24 +++++++++++++++++++++++-\n configs/spacemit_k1_defconfig | 22 ++++++++++++++++++++++\n 2 files changed, 45 insertions(+), 1 deletion(-)","diff":"diff --git a/board/spacemit/k1/spl.c b/board/spacemit/k1/spl.c\nindex 5af804f0409..77b6df1371b 100644\n--- a/board/spacemit/k1/spl.c\n+++ b/board/spacemit/k1/spl.c\n@@ -20,6 +20,7 @@\n #include <spl.h>\n #include <tlv_eeprom.h>\n #include \"tlv_codes.h\"\n+#include <spi_flash.h>\n \n #define MUX_MODE4\t\t4\n #define EDGE_NONE\t\tBIT(6)\n@@ -309,6 +310,21 @@ void ddr_early_init(void)\n \t\tlog_info(\"DDR isn't invalid\\n\");\n }\n \n+void nor_early_init(void)\n+{\n+\tstruct udevice *dev;\n+\tint ret;\n+\n+\tret = uclass_get_device(UCLASS_SPI, 0, &dev);\n+\tif (ret)\n+\t\tpanic(\"Fail to detect spi controller.\\n\");\n+\tudelay(10);\n+\tret = uclass_get_device(UCLASS_SPI_FLASH, 0, &dev);\n+\tif (ret)\n+\t\tpanic(\"Fail to detect spi nor flash.\\n\");\n+\tudelay(10);\n+}\n+\n void board_init_f(ulong dummy)\n {\n \tu8 i2c_buf[I2C_BUF_SIZE];\n@@ -335,13 +351,19 @@ void board_init_f(ulong dummy)\n \tpmic_init();\n \n \tddr_early_init();\n+\tnor_early_init();\n }\n \n u32 spl_boot_device(void)\n {\n-\treturn BOOT_DEVICE_NOR;\n+\treturn BOOT_DEVICE_SPI;\n }\n \n void spl_board_init(void)\n {\n }\n+\n+void *board_spl_fit_buffer_addr(ulong fit_size, int sectors, int bl_len)\n+{\n+\treturn (void *)CONFIG_SPL_LOAD_FIT_ADDRESS;\n+}\ndiff --git a/configs/spacemit_k1_defconfig b/configs/spacemit_k1_defconfig\nindex 29a3c71f19e..97b6c8cbbb0 100644\n--- a/configs/spacemit_k1_defconfig\n+++ b/configs/spacemit_k1_defconfig\n@@ -14,6 +14,7 @@ CONFIG_SPL_HAVE_INIT_STACK=y\n CONFIG_SPL_STACK=0xc0840000\n CONFIG_SPL_SIZE_LIMIT=0x31000\n CONFIG_SPL_FIT_SIGNATURE=y\n+CONFIG_SPL_HAS_LOAD_FIT_ADDRESS=y\n CONFIG_SPL_LOAD_FIT_ADDRESS=0x08000000\n CONFIG_STACK_SIZE=0x100000\n CONFIG_SYS_BOOTM_LEN=0xa000000\n@@ -29,7 +30,10 @@ CONFIG_SYS_CBSIZE=256\n CONFIG_SYS_PBSIZE=276\n # CONFIG_BOARD_INIT is not set\n CONFIG_HUSH_PARSER=y\n+CONFIG_ENV_IS_IN_SPI_FLASH=y\n CONFIG_ENV_OVERWRITE=y\n+CONFIG_ENV_OFFSET=0x60000\n+CONFIG_ENV_SIZE=0x4000\n CONFIG_PINCTRL=y\n CONFIG_PINCTRL_SPACEMIT_K1=y\n CONFIG_GPIO=y\n@@ -65,6 +69,18 @@ CONFIG_DM_PMIC=y\n CONFIG_PMIC_SPACEMIT_P1=y\n CONFIG_DM_REGULATOR=y\n CONFIG_DM_REGULATOR_SPACEMIT_P1=y\n+CONFIG_SPI=y\n+CONFIG_DM_SPI=y\n+CONFIG_DM_SPI_FLASH=y\n+CONFIG_FSL_QSPI=y\n+CONFIG_SPI_FLASH=y\n+CONFIG_SPI_FLASH_WINBOND=y\n+CONFIG_SPI_MEM=y\n+CONFIG_SYS_SPI_U_BOOT_OFFS=0x000a0000\n+CONFIG_CMD_SPI=y\n+CONFIG_MTD=y\n+CONFIG_DM_MTD=y\n+CONFIG_MULTI_DTB_FIT=y\n CONFIG_SPL_REGMAP=y\n CONFIG_SPL_LIB_RATIONAL=y\n CONFIG_SPL_DM_RESET=y\n@@ -78,3 +94,9 @@ CONFIG_SPL_CMD_TLV_EEPROM=y\n CONFIG_SPL_POWER=y\n CONFIG_SPL_DM_PMIC=y\n CONFIG_SPL_DM_REGULATOR=y\n+CONFIG_SPL_SPI=y\n+CONFIG_SPL_DM_SPI=y\n+CONFIG_SPL_DM_SPI_FLASH=y\n+CONFIG_SPL_SPI_LOAD=y\n+CONFIG_SPL_SPI_FLASH_TINY=y\n+CONFIG_SPL_SPI_FLASH_SUPPORT=y\n","prefixes":["11/16"]}