{"id":2223866,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2223866/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260416093041.42070-5-fengchengwen@huawei.com/","project":{"id":28,"url":"http://patchwork.ozlabs.org/api/1.1/projects/28/?format=json","name":"Linux PCI development","link_name":"linux-pci","list_id":"linux-pci.vger.kernel.org","list_email":"linux-pci@vger.kernel.org","web_url":null,"scm_url":null,"webscm_url":null},"msgid":"<20260416093041.42070-5-fengchengwen@huawei.com>","date":"2026-04-16T09:30:40","name":"[v2,RESEND,4/5] vfio/pci: Add PCIe TPH GET_ST interface","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"58d1706fccb2fed76cc8ae122370683437e2af84","submitter":{"id":92756,"url":"http://patchwork.ozlabs.org/api/1.1/people/92756/?format=json","name":"Chengwen Feng","email":"fengchengwen@huawei.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260416093041.42070-5-fengchengwen@huawei.com/mbox/","series":[{"id":500126,"url":"http://patchwork.ozlabs.org/api/1.1/series/500126/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/list/?series=500126","date":"2026-04-16T09:30:36","name":"vfio/pci: Add PCIe TPH support","version":2,"mbox":"http://patchwork.ozlabs.org/series/500126/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2223866/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2223866/checks/","tags":{},"headers":{"Return-Path":"\n ","X-Original-To":["incoming@patchwork.ozlabs.org","linux-pci@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (1024-bit key;\n unprotected) header.d=huawei.com header.i=@huawei.com header.a=rsa-sha256\n header.s=dkim header.b=JHmbzO2h;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=172.105.105.114; helo=tor.lore.kernel.org;\n envelope-from=linux-pci+bounces-52587-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (1024-bit key) header.d=huawei.com header.i=@huawei.com\n header.b=\"JHmbzO2h\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=113.46.200.221","smtp.subspace.kernel.org;\n dmarc=pass (p=quarantine dis=none) header.from=huawei.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=huawei.com"],"Received":["from tor.lore.kernel.org (tor.lore.kernel.org [172.105.105.114])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fxCW25zyyz1yDF\n\tfor ; Thu, 16 Apr 2026 19:33:34 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id 504DC302B50E\n\tfor ; Thu, 16 Apr 2026 09:30:54 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 54D3539B4BF;\n\tThu, 16 Apr 2026 09:30:52 +0000 (UTC)","from canpmsgout06.his.huawei.com (canpmsgout06.his.huawei.com\n [113.46.200.221])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id E7D6639A80E;\n\tThu, 16 Apr 2026 09:30:49 +0000 (UTC)","from mail.maildlp.com (unknown [172.19.163.104])\n\tby canpmsgout06.his.huawei.com (SkyGuard) with ESMTPS id 4fxCJY3KkJzRhTx;\n\tThu, 16 Apr 2026 17:24:29 +0800 (CST)","from kwepemk500009.china.huawei.com (unknown [7.202.194.94])\n\tby mail.maildlp.com (Postfix) with ESMTPS id 670B94056D;\n\tThu, 16 Apr 2026 17:30:48 +0800 (CST)","from localhost.localdomain (10.50.163.32) by\n kwepemk500009.china.huawei.com (7.202.194.94) with Microsoft SMTP Server\n (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.2.1544.11; Thu, 16 Apr 2026 17:30:47 +0800"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1776331852; cv=none;\n b=VACrxP3NwH0qzFl2VEu4NSzY1Uoh4/TehbDlncp5dPw2VMlUXlLpIHWPGjismGtrJ5dNjhsIq7SjEGcjqlUUm+dPrBfUCvqSsiFZ8xCkD8qnzWv/0JLPZChvp9h2vqxCXgNYES7DNl4pAsLCH3EZ/pY/IPhu0h6rLov6mrWIND4=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1776331852; c=relaxed/simple;\n\tbh=EzuYF1+ZlYt/Nlt74Qvk1+hqnzWosvl71v35muL/hIk=;\n\th=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version:Content-Type;\n b=cZTvGKaHBY99xsVWlakw616arttfO4MqyVloc6BvLAhsUYpxwLxDHlAUSAQGA/MMqvkZ2Ac6TwlNHJ+JBG9WGajeDrOLdibIxxIR/xPckCMQGBo1x8HST0j15iaR/3rjnJ75Q7bJhG4bWnEEwdIPw9qIwd79QezLy3sxG642V4k=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=quarantine dis=none) header.from=huawei.com;\n spf=pass smtp.mailfrom=huawei.com;\n dkim=pass (1024-bit key) header.d=huawei.com header.i=@huawei.com\n header.b=JHmbzO2h; arc=none smtp.client-ip=113.46.200.221","dkim-signature":"v=1; a=rsa-sha256; d=huawei.com; s=dkim;\n\tc=relaxed/relaxed; q=dns/txt;\n\th=From;\n\tbh=JOuz64EzNdJPE7c32LNUc5tzXl4nZYgrdqUFXv1NmoY=;\n\tb=JHmbzO2htjGzdt/1f76Q/r82UtOUwUEVwqS9lWs6ddxsNZWqe2EqgBBxS8mSwP7DKGINYOVtv\n\tZbxxlg0QiHSmGzQso+FzinJyTSxWZa5ZIMaoYWxHxt4X5qWmHjH+MroSrs8yteOyOzXgK6lXeRn\n\tr/VRqfpsoM4+WXO6MJ9oe1Y=","From":"Chengwen Feng ","To":", ","CC":", ,\n\t, , ,\n\t","Subject":"[PATCH v2 RESEND 4/5] vfio/pci: Add PCIe TPH GET_ST interface","Date":"Thu, 16 Apr 2026 17:30:40 +0800","Message-ID":"<20260416093041.42070-5-fengchengwen@huawei.com>","X-Mailer":"git-send-email 2.17.1","In-Reply-To":"<20260416093041.42070-1-fengchengwen@huawei.com>","References":"<20260416093041.42070-1-fengchengwen@huawei.com>","Precedence":"bulk","X-Mailing-List":"linux-pci@vger.kernel.org","List-Id":"","List-Subscribe":"","List-Unsubscribe":"","MIME-Version":"1.0","Content-Type":"text/plain","X-ClientProxiedBy":"kwepems200002.china.huawei.com (7.221.188.68) To\n kwepemk500009.china.huawei.com (7.202.194.94)"},"content":"Add support to batch get CPU's Steering Tags. This interface is only\nvalid for Device-Specific mode when the device does not implement an ST\ntable.\n\nSigned-off-by: Chengwen Feng \n---\n drivers/vfio/pci/vfio_pci_core.c | 56 ++++++++++++++++++++++++++++++++\n 1 file changed, 56 insertions(+)","diff":"diff --git a/drivers/vfio/pci/vfio_pci_core.c b/drivers/vfio/pci/vfio_pci_core.c\nindex 22c16662f533..a036e7d795be 100644\n--- a/drivers/vfio/pci/vfio_pci_core.c\n+++ b/drivers/vfio/pci/vfio_pci_core.c\n@@ -1519,6 +1519,60 @@ static int vfio_pci_tph_disable(struct vfio_pci_core_device *vdev)\n \treturn 0;\n }\n \n+static int vfio_pci_tph_get_st(struct vfio_pci_core_device *vdev,\n+\t\t\t struct vfio_device_pci_tph_op *op,\n+\t\t\t void __user *uarg)\n+{\n+\tstruct pci_dev *pdev = vdev->pdev;\n+\tstruct vfio_pci_tph_entry *ents;\n+\tstruct vfio_pci_tph_st st;\n+\tenum tph_mem_type mtype;\n+\tsize_t size;\n+\tint i, err;\n+\n+\tif (pcie_tph_get_st_table_loc(pdev) != PCI_TPH_LOC_NONE)\n+\t\treturn -EOPNOTSUPP;\n+\n+\tif (copy_from_user(&st, uarg, sizeof(st)))\n+\t\treturn -EFAULT;\n+\n+\tif (!st.count || st.count > VFIO_PCI_TPH_MAX_ENTRIES)\n+\t\treturn -EINVAL;\n+\n+\tsize = st.count * sizeof(*ents);\n+\tents = kvmalloc(size, GFP_KERNEL);\n+\tif (!ents)\n+\t\treturn -ENOMEM;\n+\n+\tif (copy_from_user(ents, uarg + sizeof(st), size)) {\n+\t\terr = -EFAULT;\n+\t\tgoto out;\n+\t}\n+\n+\tfor (i = 0; i < st.count; i++) {\n+\t\tif (ents[i].mem_type == VFIO_PCI_TPH_MEM_TYPE_VM) {\n+\t\t\tmtype = TPH_MEM_TYPE_VM;\n+\t\t} else if (ents[i].mem_type == VFIO_PCI_TPH_MEM_TYPE_PM) {\n+\t\t\tmtype = TPH_MEM_TYPE_PM;\n+\t\t} else {\n+\t\t\terr = -EINVAL;\n+\t\t\tgoto out;\n+\t\t}\n+\n+\t\terr = pcie_tph_get_cpu_st(pdev, mtype, ents[i].cpu,\n+\t\t\t\t\t &ents[i].st);\n+\t\tif (err)\n+\t\t\tgoto out;\n+\t}\n+\n+\tif (copy_to_user(uarg + sizeof(st), ents, size))\n+\t\terr = -EFAULT;\n+\n+out:\n+\tkvfree(ents);\n+\treturn err;\n+}\n+\n static int vfio_pci_ioctl_tph(struct vfio_pci_core_device *vdev,\n \t\t\t void __user *uarg)\n {\n@@ -1539,6 +1593,8 @@ static int vfio_pci_ioctl_tph(struct vfio_pci_core_device *vdev,\n \t\treturn vfio_pci_tph_enable(vdev, &op, uarg + minsz);\n \tcase VFIO_PCI_TPH_DISABLE:\n \t\treturn vfio_pci_tph_disable(vdev);\n+\tcase VFIO_PCI_TPH_GET_ST:\n+\t\treturn vfio_pci_tph_get_st(vdev, &op, uarg + minsz);\n \tdefault:\n \t\t/* Other ops are not implemented yet */\n \t\treturn -EINVAL;\n","prefixes":["v2","RESEND","4/5"]}