{"id":2223420,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2223420/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415095832.9631-1-zhenzhong.duan@intel.com/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.1/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260415095832.9631-1-zhenzhong.duan@intel.com>","date":"2026-04-15T09:58:32","name":"intel_iommu: Re-expose VTD_ECAP_PT","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"07e5638fb7b168a23c8a22ea702bd2ed61f2bfed","submitter":{"id":81636,"url":"http://patchwork.ozlabs.org/api/1.1/people/81636/?format=json","name":"Zhenzhong Duan","email":"zhenzhong.duan@intel.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415095832.9631-1-zhenzhong.duan@intel.com/mbox/","series":[{"id":499955,"url":"http://patchwork.ozlabs.org/api/1.1/series/499955/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=499955","date":"2026-04-15T09:58:32","name":"intel_iommu: Re-expose VTD_ECAP_PT","version":1,"mbox":"http://patchwork.ozlabs.org/series/499955/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2223420/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2223420/checks/","tags":{},"headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=intel.com header.i=@intel.com header.a=rsa-sha256\n header.s=Intel header.b=SW+CCoN5;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fwc7b3wb6z1yHM\n\tfor ; Wed, 15 Apr 2026 19:59:38 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from )\n\tid 1wCx1N-0001Yg-GV; Wed, 15 Apr 2026 05:58:57 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from )\n id 1wCx1H-0001Xv-D1\n for qemu-devel@nongnu.org; Wed, 15 Apr 2026 05:58:53 -0400","from mgamail.intel.com ([198.175.65.19])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from )\n id 1wCx1E-0007Va-Pd\n for qemu-devel@nongnu.org; Wed, 15 Apr 2026 05:58:51 -0400","from fmviesa002.fm.intel.com ([10.60.135.142])\n by orvoesa111.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 15 Apr 2026 02:58:42 -0700","from unknown (HELO gnr-sp-2s-612.sh.intel.com) ([10.112.230.229])\n by fmviesa002-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 15 Apr 2026 02:58:40 -0700"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/simple;\n d=intel.com; i=@intel.com; q=dns/txt; s=Intel;\n t=1776247129; x=1807783129;\n h=from:to:cc:subject:date:message-id:mime-version:\n content-transfer-encoding;\n bh=8hatjBc+edWAbEN26Ul9Ih+6a76CtBZCWOyl3l0WcRE=;\n b=SW+CCoN5/QuXBlsj7dEvaWpwJNeUwBIo/yTmtkx0UbSqgAp6uNuutsr6\n mZ7ZtLKIEhrJyNJ5d1StYSKaryXXFkiaP5AbUPimbnYaZagO36rZCIL5E\n vBZrO6a8ZqpEXgNH3HA6AlkRIfPGjbE5qKSMgIwVjYmk8NHxZayAQHyLh\n H9AxrpDf8md/JZ6DPytfr1xphbmO9u3T7O8mOK8Ej7U9gCRmPWG9/2cE1\n JFBONnJkS8/ckMe5oWFcTTW++SgLA9fHSSaBr2EKFJChyKfGrMEAqjFOe\n A8zgxX1NK5RU0rarreYEWE65Fwc9e70fLnAfVriem4hsMnHZ8EC84cl6r g==;","X-CSE-ConnectionGUID":["MQi7iuClRpeToajLjesSgA==","dnfPAyV4Rh+xZNMF/HiMhQ=="],"X-CSE-MsgGUID":["8nF++n5tRxiW/jVXRTy6cg==","zCg73EVURqWAmUwJRnwgSQ=="],"X-IronPort-AV":["E=McAfee;i=\"6800,10657,11759\"; a=\"77125582\"","E=Sophos;i=\"6.23,179,1770624000\"; d=\"scan'208\";a=\"77125582\"","E=Sophos;i=\"6.23,179,1770624000\"; d=\"scan'208\";a=\"253596600\""],"X-ExtLoop1":"1","From":"Zhenzhong Duan ","To":"qemu-devel@nongnu.org","Cc":"mst@redhat.com, jasowang@redhat.com, philmd@linaro.org,\n Zhenzhong Duan , Yi Liu ,\n\t=?utf-8?q?Cl=C3=A9ment_Mathieu--Drif?= ","Subject":"[PATCH] intel_iommu: Re-expose VTD_ECAP_PT","Date":"Wed, 15 Apr 2026 05:58:32 -0400","Message-ID":"<20260415095832.9631-1-zhenzhong.duan@intel.com>","X-Mailer":"git-send-email 2.47.3","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=198.175.65.19;\n envelope-from=zhenzhong.duan@intel.com; helo=mgamail.intel.com","X-Spam_score_int":"-48","X-Spam_score":"-4.9","X-Spam_bar":"----","X-Spam_report":"(-4.9 / 5.0 requ) BAYES_00=-1.9, DKIMWL_WL_HIGH=-0.54,\n DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_MED=-2.3, RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001,\n RCVD_IN_VALIDITY_SAFE_BLOCKED=0.001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development ","List-Unsubscribe":",\n ","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n ","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"Commit c7b2e22bd957 cleared VTD_ECAP_PT in ecap register and set PHMT bit\nin cap register, makes vIOMMU passthrough unsupported, fix it.\n\nFixes: c7b2e22bd957 (\"hw/i386/x86-iommu: Remove X86IOMMUState::pt_supported field\")\nSigned-off-by: Zhenzhong Duan \n---\n hw/i386/intel_iommu.c | 6 +++---\n 1 file changed, 3 insertions(+), 3 deletions(-)","diff":"diff --git a/hw/i386/intel_iommu.c b/hw/i386/intel_iommu.c\nindex f395fa248c..6b8f75a8b6 100644\n--- a/hw/i386/intel_iommu.c\n+++ b/hw/i386/intel_iommu.c\n@@ -4998,8 +4998,8 @@ static void vtd_cap_init(IntelIOMMUState *s)\n {\n X86IOMMUState *x86_iommu = X86_IOMMU_DEVICE(s);\n \n- s->cap = VTD_CAP_FRO | VTD_CAP_NFR | VTD_CAP_ND | VTD_ECAP_PT |\n- VTD_CAP_MAMV | VTD_CAP_PSI | VTD_CAP_SSLPS | VTD_CAP_DRAIN |\n+ s->cap = VTD_CAP_FRO | VTD_CAP_NFR | VTD_CAP_ND | VTD_CAP_MAMV |\n+ VTD_CAP_PSI | VTD_CAP_SSLPS | VTD_CAP_DRAIN |\n VTD_CAP_ESRTPS | VTD_CAP_MGAW(s->aw_bits);\n if (x86_iommu->dma_translation) {\n if (s->aw_bits >= VTD_HOST_AW_39BIT) {\n@@ -5009,7 +5009,7 @@ static void vtd_cap_init(IntelIOMMUState *s)\n s->cap |= VTD_CAP_SAGAW_48bit;\n }\n }\n- s->ecap = VTD_ECAP_QI | VTD_ECAP_IRO;\n+ s->ecap = VTD_ECAP_QI | VTD_ECAP_IRO | VTD_ECAP_PT;\n \n if (x86_iommu_ir_supported(x86_iommu)) {\n s->ecap |= VTD_ECAP_IR | VTD_ECAP_MHMV;\n","prefixes":[]}