{"id":2222917,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2222917/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260414005348.4767-9-philmd@linaro.org/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.1/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260414005348.4767-9-philmd@linaro.org>","date":"2026-04-14T00:53:47","name":"[v2,8/9] target/arm: Replace MO_TE -> mo_endian() for Cortex-M helpers","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"75cabacd382e54601a133f425a50374e2809ed90","submitter":{"id":85046,"url":"http://patchwork.ozlabs.org/api/1.1/people/85046/?format=json","name":"Philippe Mathieu-Daudé","email":"philmd@linaro.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260414005348.4767-9-philmd@linaro.org/mbox/","series":[{"id":499764,"url":"http://patchwork.ozlabs.org/api/1.1/series/499764/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=499764","date":"2026-04-14T00:53:39","name":"target/arm: Remove MO_TE to compile MVE/M helpers once","version":2,"mbox":"http://patchwork.ozlabs.org/series/499764/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2222917/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2222917/checks/","tags":{},"headers":{"Return-Path":"<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=PbSCEJtj;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fvm5x6y3Vz1yHH\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 14 Apr 2026 10:55:17 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wCS3M-00021P-I5; Mon, 13 Apr 2026 20:54:56 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <philmd@linaro.org>) id 1wCS3L-0001rK-7d\n for qemu-devel@nongnu.org; Mon, 13 Apr 2026 20:54:55 -0400","from mail-wm1-x330.google.com ([2a00:1450:4864:20::330])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <philmd@linaro.org>) id 1wCS3J-0000Rm-Nr\n for qemu-devel@nongnu.org; Mon, 13 Apr 2026 20:54:54 -0400","by mail-wm1-x330.google.com with SMTP id\n 5b1f17b1804b1-488a29e6110so54482355e9.3\n for <qemu-devel@nongnu.org>; Mon, 13 Apr 2026 17:54:53 -0700 (PDT)","from localhost.localdomain (88-187-86-199.subs.proxad.net.\n [88.187.86.199]) by smtp.gmail.com with ESMTPSA id\n 5b1f17b1804b1-488eddb9751sm12940005e9.0.2026.04.13.17.54.50\n (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256);\n Mon, 13 Apr 2026 17:54:51 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1776128092; x=1776732892; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=cHW44GHNwYo//iL9S+vNgBtIZBRoswNn2La2YETdq+g=;\n b=PbSCEJtjKZT+5bvc4i4kH7rPPgA7z/NaxzSesr+u6wP069oMPEn5oaKhemhaztXHK1\n dGyTwzGm9/MX0P3wcdzQgMzfFwjYtig0RsvrUZboODOqNDgl01pfoWYq+lp45SBjjjsy\n uQWFeQn5qHtZVWNLXzO23oNsGMqsvesGxQ+QFDNDV6cI1AJceufWvI4YzCKCurq5dXkM\n HLaeMss8RR/DYN4s2mawiOUNHu1JqQvXJloNVwupDg7kp8bAj6Y+qycC2VtQNoypXmwH\n wvSCMv/jHS+YlIZFMQq4Og8GfAwfzHKxMW6S/HfQ0qORnvxzFpIa1Ndq53NxJNbot2lz\n Rg/Q==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776128092; x=1776732892;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=cHW44GHNwYo//iL9S+vNgBtIZBRoswNn2La2YETdq+g=;\n b=SZbcgxOeiB9lMircfoT8mgiGlfaPtQ47yJHq9JzV9n/TuNB9I9S36ISPzLlFILmxu8\n WQ9mo7jMdXrs3OSheFwQXc62ksN4isEHhmYRP2V/kw4+obkCJCzshL3JRrqT4NsFCvEF\n zFs9g2ffD5jEA3sHP8CdYYeG2j2w1aEBco2gI8fCm2ZzQUW/w1UC+cwpIivO+KMfAhPB\n wXn77A/mm5N/2XTbmFIpjyTh+QfmQfXnzzqsszaXUBP/NKSkaSXi6hZOzfllq0Lzeg++\n 1qtzK6fpK3UAw9lGSdf71UwNJhJmJy5SayYWxHyRIJzKxCwhXwmkyTuDIFFuvi+Rk7WR\n j6Kg==","X-Gm-Message-State":"AOJu0Yz55ufweqU1O5kweQeuLj8k19C/dT5B8WcfZMo5ZQDjsrggSS0f\n DIpa/fDGrkhVHGt83AHKoLT7m0GzPkHxMh+ryJ1G+kQRer8TrIzHPI44YmNqkao4UwLAPPmPb8J\n s/GnXMQU=","X-Gm-Gg":"AeBDieuE0Coy667O55/ekNk+ej3sZiwwTUkIYa/D4yUElsvgXuFy/WeATwRkw1xTEjb\n rLy79XjWUT6nywNHJi1UH8zUn9z/xO2u5sGk2p/dvYc/8d5NJQKHbPcQX3NHVvJwvYgKvXAUc8o\n ry50t+ZHGWKv/n1QTv2lI7OMvdYD/YlDBCa0LxG0MZ+lt2U2IMrvFKxWfsxTd9Cys/GagqLd/+z\n PJCigy82H24lZC9muTGyOniRsDOl//0LBFVzPPjgLeftvbuLxB0WMQnHno083juRGzeUf0GIzb8\n ZMth7q08LXVbPnmwXOdT3pYVFLfIr5iKxbJwub9NU7nT+mV9ul90cT2BzL44iVFZu/jmjJ0wGBW\n A1A4gTmV/BrVFjo0XYTJ74FmJ34DVfDy31aiMBJXq///rlBFndgBhszTIgKrtpJoYBo0zWhUVCI\n n4la95qVijygtldxj3ZTTrzOnJlae/a+6XU0A2LShg3AGUDU/sZiLa44CX4CfWLDbyvTJS8k6ne\n RPimO1wJZU=","X-Received":"by 2002:a05:600c:474c:b0:485:35d3:ce59 with SMTP id\n 5b1f17b1804b1-488d68101edmr191625055e9.10.1776128091721;\n Mon, 13 Apr 2026 17:54:51 -0700 (PDT)","From":"=?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= <philmd@linaro.org>","To":"qemu-devel@nongnu.org","Cc":"Peter Maydell <peter.maydell@linaro.org>, qemu-arm@nongnu.org,\n Pierrick Bouvier <pierrick.bouvier@linaro.org>, =?utf-8?q?Philippe_Mathieu-?=\n\t=?utf-8?q?Daud=C3=A9?= <philmd@linaro.org>,\n Richard Henderson <richard.henderson@linaro.org>","Subject":"[PATCH v2 8/9] target/arm: Replace MO_TE -> mo_endian() for Cortex-M\n helpers","Date":"Tue, 14 Apr 2026 02:53:47 +0200","Message-ID":"<20260414005348.4767-9-philmd@linaro.org>","X-Mailer":"git-send-email 2.53.0","In-Reply-To":"<20260414005348.4767-1-philmd@linaro.org>","References":"<20260414005348.4767-1-philmd@linaro.org>","MIME-Version":"1.0","Content-Type":"text/plain; charset=UTF-8","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2a00:1450:4864:20::330;\n envelope-from=philmd@linaro.org; helo=mail-wm1-x330.google.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development <qemu-devel.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>","List-Archive":"<https://lists.nongnu.org/archive/html/qemu-devel>","List-Post":"<mailto:qemu-devel@nongnu.org>","List-Help":"<mailto:qemu-devel-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>\nReviewed-by: Richard Henderson <richard.henderson@linaro.org>\n---\n target/arm/tcg/m_helper.c | 6 +++---\n 1 file changed, 3 insertions(+), 3 deletions(-)","diff":"diff --git a/target/arm/tcg/m_helper.c b/target/arm/tcg/m_helper.c\nindex f5954ce9bf9..1bec8e9aea3 100644\n--- a/target/arm/tcg/m_helper.c\n+++ b/target/arm/tcg/m_helper.c\n@@ -634,7 +634,7 @@ void HELPER(v7m_blxns)(CPUARMState *env, uint32_t dest)\n \n     /* Note that these stores can throw exceptions on MPU faults */\n     ARMMMUIdx mmu_idx = arm_mmu_idx(env);\n-    MemOpIdx oi = make_memop_idx(MO_TE | MO_UL | MO_ALIGN,\n+    MemOpIdx oi = make_memop_idx(mo_endian(env) | MO_UL | MO_ALIGN,\n                                  arm_to_core_mmu_idx(mmu_idx));\n     cpu_stl_mmu(env, sp, nextinst, oi, GETPC());\n     cpu_stl_mmu(env, sp + 4, saved_psr, oi, GETPC());\n@@ -1055,7 +1055,7 @@ void HELPER(v7m_vlstm)(CPUARMState *env, uint32_t fptr)\n     bool lspact = env->v7m.fpccr[s] & R_V7M_FPCCR_LSPACT_MASK;\n     uintptr_t ra = GETPC();\n     ARMMMUIdx mmu_idx = arm_mmu_idx(env);\n-    MemOpIdx oi = make_memop_idx(MO_TE | MO_UL | MO_ALIGN,\n+    MemOpIdx oi = make_memop_idx(mo_endian(env) | MO_UL | MO_ALIGN,\n                                  arm_to_core_mmu_idx(mmu_idx));\n \n     assert(env->v7m.secure);\n@@ -1131,7 +1131,7 @@ void HELPER(v7m_vlldm)(CPUARMState *env, uint32_t fptr)\n     ARMCPU *cpu = env_archcpu(env);\n     uintptr_t ra = GETPC();\n     ARMMMUIdx mmu_idx = arm_mmu_idx(env);\n-    MemOpIdx oi = make_memop_idx(MO_TE | MO_UL | MO_ALIGN,\n+    MemOpIdx oi = make_memop_idx(mo_endian(env) | MO_UL | MO_ALIGN,\n                                  arm_to_core_mmu_idx(mmu_idx));\n \n     /* fptr is the value of Rn, the frame pointer we load the FP regs from */\n","prefixes":["v2","8/9"]}