{"id":2222914,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2222914/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260414005348.4767-7-philmd@linaro.org/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.1/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260414005348.4767-7-philmd@linaro.org>","date":"2026-04-14T00:53:45","name":"[v2,6/9] target/arm: Replace MO_TE -> mo_endian() for MVE helpers","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"71fe49938b09e2a51d4e1b442428d0d01ff6943e","submitter":{"id":85046,"url":"http://patchwork.ozlabs.org/api/1.1/people/85046/?format=json","name":"Philippe Mathieu-Daudé","email":"philmd@linaro.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260414005348.4767-7-philmd@linaro.org/mbox/","series":[{"id":499764,"url":"http://patchwork.ozlabs.org/api/1.1/series/499764/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=499764","date":"2026-04-14T00:53:39","name":"target/arm: Remove MO_TE to compile MVE/M helpers once","version":2,"mbox":"http://patchwork.ozlabs.org/series/499764/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2222914/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2222914/checks/","tags":{},"headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=QgFsqcwf;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fvm5n38c8z1xtJ\n\tfor ; Tue, 14 Apr 2026 10:55:09 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from )\n\tid 1wCS39-0001GL-MS; Mon, 13 Apr 2026 20:54:43 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from ) id 1wCS37-0001EX-Pp\n for qemu-devel@nongnu.org; Mon, 13 Apr 2026 20:54:41 -0400","from mail-wr1-x433.google.com ([2a00:1450:4864:20::433])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from ) id 1wCS35-0000PU-Pl\n for qemu-devel@nongnu.org; Mon, 13 Apr 2026 20:54:41 -0400","by mail-wr1-x433.google.com with SMTP id\n ffacd0b85a97d-43d73352cf2so1492807f8f.1\n for ; Mon, 13 Apr 2026 17:54:39 -0700 (PDT)","from localhost.localdomain (88-187-86-199.subs.proxad.net.\n [88.187.86.199]) by smtp.gmail.com with ESMTPSA id\n ffacd0b85a97d-43d7bd2f237sm9305131f8f.23.2026.04.13.17.54.35\n (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256);\n Mon, 13 Apr 2026 17:54:36 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1776128078; x=1776732878; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=dNGsl3yiigNl41yzHbmseBS762ufEDzK/Z62R4phLIU=;\n b=QgFsqcwfk7F/cDcgUMvVziE60VqhJuRNCz4JuH7JqIzrH93n/MnScR+kP442PSPf2P\n NOSZpJe/kU3NiM8lLCYmkSejut6c8bbXWYDYwRTud7R6PRj8fH+gkKI4c7lpsPQ4tSiV\n xdZWQrE+kfG5kQ6x6iYMtEc/eoMkWUvY8XhaRtb9RMM0CkOD7XcZvAwS+RzLu/rrHC+F\n hSSINjWJhIUcb4QBPZ2tsMPbY77ju13hrny2LN7a4NRBGX7rOFMqhF5nVOXin25FRZRv\n b3w7vpkOIbm25nH6TN45B8FBssSNQOhV6wtFxvavK/zU/+uglvxbJsriPieo5Vp4I/Eg\n l4SQ==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776128078; x=1776732878;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=dNGsl3yiigNl41yzHbmseBS762ufEDzK/Z62R4phLIU=;\n b=lTa8GDoHIFKoIgETNH0FSzgEuRnnjOSZ8L84FhnNPRv7FMJagNJNkMMIDlgddy3heS\n aibumTumE4+hxikCRoCGqMVUN77w5RaS4SnJl4FXVjJ59BjZPctLLlEdz2RedWc0v9f+\n FWlbFJdvuKVOshAXo7OGTa8nZ6LQa3XdkH/XH4+2pZpS26+2t1nYsIWKEQLYMp8BiNfA\n Vw1i+K0wXEpftqZ19sIv5STnsYvW/Ls01i0jZjeR3OstM3JRgzc03qWEELbt57V0/hy2\n e1pUzCktC41RL4gBaDFm7IUJg0kmdmDKlpDKoWLTtq04JnaWTtaLxigo4GJVnBSZIcKm\n gc9w==","X-Gm-Message-State":"AOJu0YxeF63/+kL3FF+4hAUkCz0mX/jztaH0/6BuTNQwOHzNU13jfe4T\n PD+A3Qa1+iZqSSFVP0OQ1CgCbJmYSyF1DGeY4s6tvt07etSdWKKp/JmOPfV0X9xXA97DFWP5T6K\n TaIJFVt0=","X-Gm-Gg":"AeBDieuSH2LtJPWWf0ced67YILRjjP2FmaVH/twTSD2HhXb/FEOfbWid323dOd5IrFS\n 4EymCAPeLwC8kjdsINGkrTITN2IF+mnKvfSE6EB8yjvAa4UPqV8SsSIxr2Szv74A1AEBy4Vzbzj\n z1h6ozF1gjWEFZzErLf6KcvNKdSflYVuGq7iC2dmjzwFg9iXakTVmSJ7h1fgbMmlctAzWnVKtkt\n Ewz05uW0afekjuxFCdMqJeQoZ3HNqJJr+MalPYHrhwGM20mkXc1fRdajUDwt8ZnD8prYaOkam7W\n 1mju98qIorjIBGafUVX/uDeAGYqXk/ZXoVK/Ga+DNAcNp/1dAUvW2Tz3xHp1BpeHaE93g2IPpZP\n 4z5TyVXerF8rIqCiME6LK2munyBMg1zz4c27RwDrFqIFdnLybDP8sb2Lpyg9tN6SK0isjgshI0J\n jnSUxVHkgyNvHWkwvBrpQb4NfrTJgQ6CE7p3RMBnmIAA5SB6wrH3u/QAaVMzDb6mldaAQCfLUH8\n XO35OO9jTc=","X-Received":"by 2002:a05:6000:2001:b0:43d:773d:78ff with SMTP id\n ffacd0b85a97d-43d773d7b1fmr10691738f8f.27.1776128077893;\n Mon, 13 Apr 2026 17:54:37 -0700 (PDT)","From":"=?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= ","To":"qemu-devel@nongnu.org","Cc":"Peter Maydell , qemu-arm@nongnu.org,\n Pierrick Bouvier , =?utf-8?q?Philippe_Mathieu-?=\n\t=?utf-8?q?Daud=C3=A9?= ,\n Richard Henderson ","Subject":"[PATCH v2 6/9] target/arm: Replace MO_TE -> mo_endian() for MVE\n helpers","Date":"Tue, 14 Apr 2026 02:53:45 +0200","Message-ID":"<20260414005348.4767-7-philmd@linaro.org>","X-Mailer":"git-send-email 2.53.0","In-Reply-To":"<20260414005348.4767-1-philmd@linaro.org>","References":"<20260414005348.4767-1-philmd@linaro.org>","MIME-Version":"1.0","Content-Type":"text/plain; charset=UTF-8","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2a00:1450:4864:20::433;\n envelope-from=philmd@linaro.org; helo=mail-wr1-x433.google.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development ","List-Unsubscribe":",\n ","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n ","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"Signed-off-by: Philippe Mathieu-Daudé \nReviewed-by: Richard Henderson \n---\n target/arm/tcg/mve_helper.c | 47 +++++++++++++++++++++++--------------\n 1 file changed, 30 insertions(+), 17 deletions(-)","diff":"diff --git a/target/arm/tcg/mve_helper.c b/target/arm/tcg/mve_helper.c\nindex a5a23c97056..64ab804abcb 100644\n--- a/target/arm/tcg/mve_helper.c\n+++ b/target/arm/tcg/mve_helper.c\n@@ -160,7 +160,7 @@ static void mve_advance_vpt(CPUARMState *env)\n uint16_t eci_mask = mve_eci_mask(env); \\\n unsigned b, e; \\\n int mmu_idx = arm_to_core_mmu_idx(arm_mmu_idx(env)); \\\n- MemOpIdx oi = make_memop_idx(MO_TE | MFLAG | MO_ALIGN, \\\n+ MemOpIdx oi = make_memop_idx(mo_endian(env) | MFLAG | MO_ALIGN, \\\n mmu_idx); \\\n /* \\\n * R_SXTM allows the dest reg to become UNKNOWN for abandoned \\\n@@ -184,7 +184,7 @@ static void mve_advance_vpt(CPUARMState *env)\n uint16_t mask = mve_element_mask(env); \\\n unsigned b, e; \\\n int mmu_idx = arm_to_core_mmu_idx(arm_mmu_idx(env)); \\\n- MemOpIdx oi = make_memop_idx(MO_TE | MFLAG | MO_ALIGN, \\\n+ MemOpIdx oi = make_memop_idx(mo_endian(env) | MFLAG | MO_ALIGN, \\\n mmu_idx); \\\n for (b = 0, e = 0; b < 16; b += ESIZE, e++) { \\\n if (mask & (1 << b)) { \\\n@@ -235,7 +235,7 @@ DO_VSTR(vstrh_w, MO_UW, 2, stw, 4, int32_t)\n unsigned e; \\\n uint32_t addr; \\\n int mmu_idx = arm_to_core_mmu_idx(arm_mmu_idx(env)); \\\n- MemOpIdx oi = make_memop_idx(MO_TE | MFLAG | MO_ALIGN, \\\n+ MemOpIdx oi = make_memop_idx(mo_endian(env) | MFLAG | MO_ALIGN, \\\n mmu_idx); \\\n for (e = 0; e < 16 / ESIZE; e++, mask >>= ESIZE, eci_mask >>= ESIZE) { \\\n if (!(eci_mask & 1)) { \\\n@@ -263,7 +263,7 @@ DO_VSTR(vstrh_w, MO_UW, 2, stw, 4, int32_t)\n unsigned e; \\\n uint32_t addr; \\\n int mmu_idx = arm_to_core_mmu_idx(arm_mmu_idx(env)); \\\n- MemOpIdx oi = make_memop_idx(MO_TE | MFLAG | MO_ALIGN, \\\n+ MemOpIdx oi = make_memop_idx(mo_endian(env) | MFLAG | MO_ALIGN, \\\n mmu_idx); \\\n for (e = 0; e < 16 / ESIZE; e++, mask >>= ESIZE, eci_mask >>= ESIZE) { \\\n if (!(eci_mask & 1)) { \\\n@@ -326,7 +326,8 @@ DO_VSTR(vstrh_w, MO_UW, 2, stw, 4, int32_t)\n unsigned e; \\\n uint32_t addr; \\\n int mmu_idx = arm_to_core_mmu_idx(arm_mmu_idx(env)); \\\n- MemOpIdx oi = make_memop_idx(MO_TE | MO_UL | MO_ALIGN, mmu_idx);\\\n+ MemOpIdx oi = make_memop_idx(mo_endian(env) | MO_UL | MO_ALIGN, \\\n+ mmu_idx); \\\n for (e = 0; e < 16 / 4; e++, mask >>= 4, eci_mask >>= 4) { \\\n if (!(eci_mask & 1)) { \\\n continue; \\\n@@ -413,7 +414,8 @@ DO_VSTR64_SG(vstrd_sg_wb_ud, ADDR_ADD, true)\n static const uint8_t off[4] = { O1, O2, O3, O4 }; \\\n uint32_t addr, data; \\\n int mmu_idx = arm_to_core_mmu_idx(arm_mmu_idx(env)); \\\n- MemOpIdx oi = make_memop_idx(MO_TE | MO_UL | MO_ALIGN, mmu_idx);\\\n+ MemOpIdx oi = make_memop_idx(mo_endian(env) | MO_UL | MO_ALIGN, \\\n+ mmu_idx); \\\n for (beat = 0; beat < 4; beat++, mask >>= 4) { \\\n if ((mask & 1) == 0) { \\\n /* ECI says skip this beat */ \\\n@@ -439,7 +441,8 @@ DO_VSTR64_SG(vstrd_sg_wb_ud, ADDR_ADD, true)\n int y; /* y counts 0 2 0 2 */ \\\n uint16_t *qd; \\\n int mmu_idx = arm_to_core_mmu_idx(arm_mmu_idx(env)); \\\n- MemOpIdx oi = make_memop_idx(MO_TE | MO_UL | MO_ALIGN, mmu_idx);\\\n+ MemOpIdx oi = make_memop_idx(mo_endian(env) | MO_UL | MO_ALIGN, \\\n+ mmu_idx); \\\n for (beat = 0, y = 0; beat < 4; beat++, mask >>= 4, y ^= 2) { \\\n if ((mask & 1) == 0) { \\\n /* ECI says skip this beat */ \\\n@@ -466,7 +469,8 @@ DO_VSTR64_SG(vstrd_sg_wb_ud, ADDR_ADD, true)\n uint32_t *qd; \\\n int y; \\\n int mmu_idx = arm_to_core_mmu_idx(arm_mmu_idx(env)); \\\n- MemOpIdx oi = make_memop_idx(MO_TE | MO_UL | MO_ALIGN, mmu_idx);\\\n+ MemOpIdx oi = make_memop_idx(mo_endian(env) | MO_UL | MO_ALIGN, \\\n+ mmu_idx); \\\n for (beat = 0; beat < 4; beat++, mask >>= 4) { \\\n if ((mask & 1) == 0) { \\\n /* ECI says skip this beat */ \\\n@@ -505,7 +509,8 @@ DO_VLD4W(vld43w, 6, 7, 8, 9)\n uint32_t addr, data; \\\n uint8_t *qd; \\\n int mmu_idx = arm_to_core_mmu_idx(arm_mmu_idx(env)); \\\n- MemOpIdx oi = make_memop_idx(MO_TE | MO_UL | MO_ALIGN, mmu_idx);\\\n+ MemOpIdx oi = make_memop_idx(mo_endian(env) | MO_UL | MO_ALIGN, \\\n+ mmu_idx); \\\n for (beat = 0; beat < 4; beat++, mask >>= 4) { \\\n if ((mask & 1) == 0) { \\\n /* ECI says skip this beat */ \\\n@@ -531,7 +536,8 @@ DO_VLD4W(vld43w, 6, 7, 8, 9)\n int e; \\\n uint16_t *qd; \\\n int mmu_idx = arm_to_core_mmu_idx(arm_mmu_idx(env)); \\\n- MemOpIdx oi = make_memop_idx(MO_TE | MO_UL | MO_ALIGN, mmu_idx);\\\n+ MemOpIdx oi = make_memop_idx(mo_endian(env) | MO_UL | MO_ALIGN, \\\n+ mmu_idx); \\\n for (beat = 0; beat < 4; beat++, mask >>= 4) { \\\n if ((mask & 1) == 0) { \\\n /* ECI says skip this beat */ \\\n@@ -556,7 +562,8 @@ DO_VLD4W(vld43w, 6, 7, 8, 9)\n uint32_t addr, data; \\\n uint32_t *qd; \\\n int mmu_idx = arm_to_core_mmu_idx(arm_mmu_idx(env)); \\\n- MemOpIdx oi = make_memop_idx(MO_TE | MO_UL | MO_ALIGN, mmu_idx);\\\n+ MemOpIdx oi = make_memop_idx(mo_endian(env) | MO_UL | MO_ALIGN, \\\n+ mmu_idx); \\\n for (beat = 0; beat < 4; beat++, mask >>= 4) { \\\n if ((mask & 1) == 0) { \\\n /* ECI says skip this beat */ \\\n@@ -587,7 +594,8 @@ DO_VLD2W(vld21w, 8, 12, 16, 20)\n static const uint8_t off[4] = { O1, O2, O3, O4 }; \\\n uint32_t addr, data; \\\n int mmu_idx = arm_to_core_mmu_idx(arm_mmu_idx(env)); \\\n- MemOpIdx oi = make_memop_idx(MO_TE | MO_UL | MO_ALIGN, mmu_idx);\\\n+ MemOpIdx oi = make_memop_idx(mo_endian(env) | MO_UL | MO_ALIGN, \\\n+ mmu_idx); \\\n for (beat = 0; beat < 4; beat++, mask >>= 4) { \\\n if ((mask & 1) == 0) { \\\n /* ECI says skip this beat */ \\\n@@ -614,7 +622,8 @@ DO_VLD2W(vld21w, 8, 12, 16, 20)\n int y; /* y counts 0 2 0 2 */ \\\n uint16_t *qd; \\\n int mmu_idx = arm_to_core_mmu_idx(arm_mmu_idx(env)); \\\n- MemOpIdx oi = make_memop_idx(MO_TE | MO_UL | MO_ALIGN, mmu_idx);\\\n+ MemOpIdx oi = make_memop_idx(mo_endian(env) | MO_UL | MO_ALIGN, \\\n+ mmu_idx); \\\n for (beat = 0, y = 0; beat < 4; beat++, mask >>= 4, y ^= 2) { \\\n if ((mask & 1) == 0) { \\\n /* ECI says skip this beat */ \\\n@@ -640,7 +649,8 @@ DO_VLD2W(vld21w, 8, 12, 16, 20)\n uint32_t *qd; \\\n int y; \\\n int mmu_idx = arm_to_core_mmu_idx(arm_mmu_idx(env)); \\\n- MemOpIdx oi = make_memop_idx(MO_TE | MO_UL | MO_ALIGN, mmu_idx);\\\n+ MemOpIdx oi = make_memop_idx(mo_endian(env) | MO_UL | MO_ALIGN, \\\n+ mmu_idx); \\\n for (beat = 0; beat < 4; beat++, mask >>= 4) { \\\n if ((mask & 1) == 0) { \\\n /* ECI says skip this beat */ \\\n@@ -679,7 +689,8 @@ DO_VST4W(vst43w, 6, 7, 8, 9)\n uint32_t addr, data; \\\n uint8_t *qd; \\\n int mmu_idx = arm_to_core_mmu_idx(arm_mmu_idx(env)); \\\n- MemOpIdx oi = make_memop_idx(MO_TE | MO_UL | MO_ALIGN, mmu_idx);\\\n+ MemOpIdx oi = make_memop_idx(mo_endian(env) | MO_UL | MO_ALIGN, \\\n+ mmu_idx); \\\n for (beat = 0; beat < 4; beat++, mask >>= 4) { \\\n if ((mask & 1) == 0) { \\\n /* ECI says skip this beat */ \\\n@@ -706,7 +717,8 @@ DO_VST4W(vst43w, 6, 7, 8, 9)\n int e; \\\n uint16_t *qd; \\\n int mmu_idx = arm_to_core_mmu_idx(arm_mmu_idx(env)); \\\n- MemOpIdx oi = make_memop_idx(MO_TE | MO_UL | MO_ALIGN, mmu_idx);\\\n+ MemOpIdx oi = make_memop_idx(mo_endian(env) | MO_UL | MO_ALIGN, \\\n+ mmu_idx); \\\n for (beat = 0; beat < 4; beat++, mask >>= 4) { \\\n if ((mask & 1) == 0) { \\\n /* ECI says skip this beat */ \\\n@@ -732,7 +744,8 @@ DO_VST4W(vst43w, 6, 7, 8, 9)\n uint32_t addr, data; \\\n uint32_t *qd; \\\n int mmu_idx = arm_to_core_mmu_idx(arm_mmu_idx(env)); \\\n- MemOpIdx oi = make_memop_idx(MO_TE | MO_UL | MO_ALIGN, mmu_idx);\\\n+ MemOpIdx oi = make_memop_idx(mo_endian(env) | MO_UL | MO_ALIGN, \\\n+ mmu_idx); \\\n for (beat = 0; beat < 4; beat++, mask >>= 4) { \\\n if ((mask & 1) == 0) { \\\n /* ECI says skip this beat */ \\\n","prefixes":["v2","6/9"]}