{"id":2222808,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2222808/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-gpio/patch/20260413182456.811543-4-prabhakar.mahadev-lad.rj@bp.renesas.com/","project":{"id":42,"url":"http://patchwork.ozlabs.org/api/1.1/projects/42/?format=json","name":"Linux GPIO development","link_name":"linux-gpio","list_id":"linux-gpio.vger.kernel.org","list_email":"linux-gpio@vger.kernel.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260413182456.811543-4-prabhakar.mahadev-lad.rj@bp.renesas.com>","date":"2026-04-13T18:24:53","name":"[v2,3/5] pinctrl: renesas: rzg2l: Handle RZ/V2H(P) IOLH configuration in PM cache","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"938dc0d465754f9b98ca5dcbf4729c5df0317006","submitter":{"id":9539,"url":"http://patchwork.ozlabs.org/api/1.1/people/9539/?format=json","name":"Prabhakar","email":"prabhakar.csengg@gmail.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/linux-gpio/patch/20260413182456.811543-4-prabhakar.mahadev-lad.rj@bp.renesas.com/mbox/","series":[{"id":499739,"url":"http://patchwork.ozlabs.org/api/1.1/series/499739/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-gpio/list/?series=499739","date":"2026-04-13T18:24:51","name":"pinctrl: renesas: rzg2l: Fix PM register caching","version":2,"mbox":"http://patchwork.ozlabs.org/series/499739/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2222808/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2222808/checks/","tags":{},"headers":{"Return-Path":"\n <linux-gpio+bounces-35126-incoming=patchwork.ozlabs.org@vger.kernel.org>","X-Original-To":["incoming@patchwork.ozlabs.org","linux-gpio@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256\n header.s=20251104 header.b=hw4IVPL0;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=172.105.105.114; helo=tor.lore.kernel.org;\n envelope-from=linux-gpio+bounces-35126-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com\n header.b=\"hw4IVPL0\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=209.85.128.50","smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=gmail.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=gmail.com"],"Received":["from tor.lore.kernel.org (tor.lore.kernel.org [172.105.105.114])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fvbTk6WgQz1xtJ\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 14 Apr 2026 04:26:50 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id 8311630561D9\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 13 Apr 2026 18:25:23 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 60E0837C924;\n\tMon, 13 Apr 2026 18:25:12 +0000 (UTC)","from mail-wm1-f50.google.com (mail-wm1-f50.google.com\n [209.85.128.50])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id CAA7C366056\n\tfor <linux-gpio@vger.kernel.org>; Mon, 13 Apr 2026 18:25:10 +0000 (UTC)","by mail-wm1-f50.google.com with SMTP id\n 5b1f17b1804b1-488afb0427eso59244515e9.1\n        for <linux-gpio@vger.kernel.org>;\n Mon, 13 Apr 2026 11:25:10 -0700 (PDT)","from iku.example.org ([2a06:5906:61b:2d00:8060:3087:2ea2:f494])\n        by smtp.gmail.com with ESMTPSA id\n 5b1f17b1804b1-488d5b56d1asm301175695e9.15.2026.04.13.11.25.07\n        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n        Mon, 13 Apr 2026 11:25:07 -0700 (PDT)"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1776104712; cv=none;\n b=gAlEBLGpP65/KjT0czkzApOnuHIiSFx2GL+CXc9camlO0piYaNutmi03XmnMuuZyegT3ZrawMUDO7hse9j1sCAlNvEJsP3DZYPn3EhTLmMnCOT39hMJ+cxpZ2lbyw/lZdLKPNtpBaAbyHKp1Bt47/nj+aCO6xwqhx3Gk80tUaH4=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1776104712; c=relaxed/simple;\n\tbh=ctHMnk/1g0jPYjYI2obSufNG3OHrd+HDWiATO42Of9s=;\n\th=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version;\n b=eA3Zg24VfO9ZitFvx2LufVcVUVxHNCS0+s/i11h33LPOfoweAv7VqU7439fsqwtTu7SQVbsdeg+GemiQp4d7YlngTSHvrkoZSe5+BZ4pX9mDsPUo4vQO7MBOinRRxXwYGM8484FkG20ICGic7mUvMjZg56B6CCXyOOhsBFrIees=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=gmail.com;\n spf=pass smtp.mailfrom=gmail.com;\n dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com\n header.b=hw4IVPL0; arc=none smtp.client-ip=209.85.128.50","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n        d=gmail.com; s=20251104; t=1776104709; x=1776709509;\n darn=vger.kernel.org;\n        h=content-transfer-encoding:mime-version:references:in-reply-to\n         :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n         :message-id:reply-to;\n        bh=eSD4IEKgoiSeEKAhaOoScHrR4rPxBxdMU+VQyrkI5fY=;\n        b=hw4IVPL0uKtbsaQUlzmr6Ao5LU76gobjuxC3EuCltXDNBzwmghZXwSnVNeNitJi7of\n         2KQl6OK8OJVjP+wRfkiS9wasAk9wORClITo4VaziJVdnxAst4CqDa/0RVj0Tppadd7wC\n         PQAjxUnB2bmgNjGunsn25xOY/sTREdxnFDRGM4iI920HL5Dkg7CosD8IhxSa4C4qNdF1\n         dC0q87II1jYqTQQBWPzR17xjD+sRy4cxO+a/d2TrkHZOpHtbQNy+fpk6QDyLeLgnHG9f\n         nwm44g7N3U1p5fE5iW2iuzM18id6yf4LIxmtPsoj7EHf/FFYrfjU0gCNyPGaKzPKOqhM\n         TyuA==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n        d=1e100.net; s=20251104; t=1776104709; x=1776709509;\n        h=content-transfer-encoding:mime-version:references:in-reply-to\n         :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n         :to:cc:subject:date:message-id:reply-to;\n        bh=eSD4IEKgoiSeEKAhaOoScHrR4rPxBxdMU+VQyrkI5fY=;\n        b=gzMZXhqSkWFQUh7Uh1Q0xN7Tl1EcwaiT6K3xjeIQZQf42dncksw24A3D71qk4Cg5C8\n         gcZaOnNPCY961wX/PTxLtQ4F4RvRYcSSQdeRawYpFuTgLfSWG8YvZWhNFbd5bnFFZpfx\n         0NtFQSWTg9CUFkRwxjFe5ppomgB49MPXMoqy4eHWEUAmZXmVbvETDe21DkEMzT6pUP0K\n         Uqnm/L5mky309ZO5GDXBCiF01kVR5zDTw92F0pXBz+gaCksm2M2dVznDWXXm6EDn5azM\n         /2gRj81OHHuoQdRZLmsNdgtPUYSWH4D2/JmcznCLv8dg8UFb3UMWIXsDaEidVVC6/zQs\n         h1qA==","X-Forwarded-Encrypted":"i=1;\n AFNElJ9wOEo+v9wiF5d344CiXKFx+iF3gK2v1aNJey0AD46lC9y11OwNnHoPo4bg0z9iQQ8t8uf2060RK/Bl@vger.kernel.org","X-Gm-Message-State":"AOJu0YyVTMvdloPMhofYqBdc1wCS2cULV4CRhuYau8uaZfR695fum5L0\n\to+B0r0SX1XSzGD2CC1UY55lMYauGoIAJK4fdspcjnxwToHCDeW2qFZp2","X-Gm-Gg":"AeBDieuCc8fVnYXQheALz2tPKKGpTCy4ya7Ui6Zn7tawCrCkPU1vNEtQh6Ndm7pfJ7J\n\tYR00KfQGCQldsA0pmR988HvP+NhfHhPvtoYL1A6d5MR8drDhnNqkfzt2ihggdfNbtmIYeE7TXFf\n\tyciL5JsMbHvdJwNfZygJJZDAu+sKYQNtXAoNI20SdzbcVk3WhXa4eTJrKYJalsF84lbEh8ujcWZ\n\tRmJX7V8PceF+U/XvCQDp8ZQe34MuN4s/GTsG46ar5Hx76fuhjOkqIYoZvPrTNgFPA0BoOqipCbR\n\tee2EjztMsI1YGbsKfeIzm77DpkDpLAKJ4ohT0rq2TsnEjOnx7mw9abPBrheMrjmOC7rV8Gh5ZeF\n\t8LPaLDxF2xa2P/m7oioqeRXxlm0TXncDnsDSHQEmJ0Esog5rrYlDSnuwfp2Iq+Q1G+kieBtcBfh\n\t6NCNFReuUjSh/ElxaHisH8HOMJzewMbgPAnlFc1aY4HWTUiwCseVsAVE3dTwHh/juxnivJAHX/z\n\tl0T2OkLI6Joi/zLpfDo4QDVdRPfGfjUmUnl3yl9FdAGHkM=","X-Received":"by 2002:a05:600c:4987:b0:488:def6:bb17 with SMTP id\n 5b1f17b1804b1-488def6bce5mr74688915e9.4.1776104709159;\n        Mon, 13 Apr 2026 11:25:09 -0700 (PDT)","From":"Prabhakar <prabhakar.csengg@gmail.com>","X-Google-Original-From":"Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>","To":"Geert Uytterhoeven <geert+renesas@glider.be>,\n\tLinus Walleij <linusw@kernel.org>","Cc":"linux-renesas-soc@vger.kernel.org,\n\tlinux-gpio@vger.kernel.org,\n\tlinux-kernel@vger.kernel.org,\n\tPrabhakar <prabhakar.csengg@gmail.com>,\n\tBiju Das <biju.das.jz@bp.renesas.com>,\n\tFabrizio Castro <fabrizio.castro.jz@renesas.com>,\n\tLad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>","Subject":"[PATCH v2 3/5] pinctrl: renesas: rzg2l: Handle RZ/V2H(P) IOLH\n configuration in PM cache","Date":"Mon, 13 Apr 2026 19:24:53 +0100","Message-ID":"<20260413182456.811543-4-prabhakar.mahadev-lad.rj@bp.renesas.com>","X-Mailer":"git-send-email 2.53.0","In-Reply-To":"<20260413182456.811543-1-prabhakar.mahadev-lad.rj@bp.renesas.com>","References":"<20260413182456.811543-1-prabhakar.mahadev-lad.rj@bp.renesas.com>","Precedence":"bulk","X-Mailing-List":"linux-gpio@vger.kernel.org","List-Id":"<linux-gpio.vger.kernel.org>","List-Subscribe":"<mailto:linux-gpio+subscribe@vger.kernel.org>","List-Unsubscribe":"<mailto:linux-gpio+unsubscribe@vger.kernel.org>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit"},"content":"From: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>\n\nInclude PIN_CFG_IOLH_RZV2H in the IOLH capability checks when saving\nand restoring pin configuration registers.\n\nOn RZ/V2H(P), the IOLH configuration is defined by the\nPIN_CFG_IOLH_RZV2H capability. The previous implementation did not\naccount for this, causing the IOLH registers to be skipped during PM\nsave/restore.\n\nSigned-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>\n---\nv1->v2:\n- New patch\n---\n drivers/pinctrl/renesas/pinctrl-rzg2l.c | 6 ++++--\n 1 file changed, 4 insertions(+), 2 deletions(-)","diff":"diff --git a/drivers/pinctrl/renesas/pinctrl-rzg2l.c b/drivers/pinctrl/renesas/pinctrl-rzg2l.c\nindex 1e8f631fcb66..b2eb9dca7eec 100644\n--- a/drivers/pinctrl/renesas/pinctrl-rzg2l.c\n+++ b/drivers/pinctrl/renesas/pinctrl-rzg2l.c\n@@ -3033,7 +3033,8 @@ static void rzg2l_pinctrl_pm_setup_regs(struct rzg2l_pinctrl *pctrl, bool suspen\n \t\t}\n \n \t\tcaps = FIELD_GET(PIN_CFG_MASK, cfg);\n-\t\thas_iolh = !!(caps & (PIN_CFG_IOLH_A | PIN_CFG_IOLH_B | PIN_CFG_IOLH_C));\n+\t\thas_iolh = !!(caps & (PIN_CFG_IOLH_A | PIN_CFG_IOLH_B |\n+\t\t\t\t      PIN_CFG_IOLH_C | PIN_CFG_IOLH_RZV2H));\n \t\thas_ien = !!(caps & PIN_CFG_IEN);\n \t\thas_pupd = !!(caps & PIN_CFG_PUPD);\n \t\thas_smt = !!(caps & PIN_CFG_SMT);\n@@ -3131,7 +3132,8 @@ static void rzg2l_pinctrl_pm_setup_dedicated_regs(struct rzg2l_pinctrl *pctrl, b\n \t\t}\n \n \t\t/* And apply them in a single shot. */\n-\t\thas_iolh = !!(caps & (PIN_CFG_IOLH_A | PIN_CFG_IOLH_B | PIN_CFG_IOLH_C));\n+\t\thas_iolh = !!(caps & (PIN_CFG_IOLH_A | PIN_CFG_IOLH_B |\n+\t\t\t\t      PIN_CFG_IOLH_C | PIN_CFG_IOLH_RZV2H));\n \t\thas_ien = !!(caps & PIN_CFG_IEN);\n \t\thas_sr = !!(caps & PIN_CFG_SR);\n \t\tpincnt = hweight8(FIELD_GET(RZG2L_SINGLE_PIN_BITS_MASK, cfg));\n","prefixes":["v2","3/5"]}