{"id":2222406,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2222406/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-gpio/patch/20260411-waveshare-dsi-touch-v2-21-75cdbeac5156@oss.qualcomm.com/","project":{"id":42,"url":"http://patchwork.ozlabs.org/api/1.1/projects/42/?format=json","name":"Linux GPIO development","link_name":"linux-gpio","list_id":"linux-gpio.vger.kernel.org","list_email":"linux-gpio@vger.kernel.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260411-waveshare-dsi-touch-v2-21-75cdbeac5156@oss.qualcomm.com>","date":"2026-04-11T12:10:41","name":"[v2,21/21] gpio: add GPIO controller found on Waveshare DSI TOUCH panels","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"ab1c5e80be4c43f068f73254f169e89529d1f2d1","submitter":{"id":90483,"url":"http://patchwork.ozlabs.org/api/1.1/people/90483/?format=json","name":"Dmitry Baryshkov","email":"dmitry.baryshkov@oss.qualcomm.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/linux-gpio/patch/20260411-waveshare-dsi-touch-v2-21-75cdbeac5156@oss.qualcomm.com/mbox/","series":[{"id":499552,"url":"http://patchwork.ozlabs.org/api/1.1/series/499552/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-gpio/list/?series=499552","date":"2026-04-11T12:10:21","name":"drm/panel: support Waveshare DSI TOUCH kits","version":2,"mbox":"http://patchwork.ozlabs.org/series/499552/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2222406/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2222406/checks/","tags":{},"headers":{"Return-Path":"\n ","X-Original-To":["incoming@patchwork.ozlabs.org","linux-gpio@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=RdqYeQdx;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=D/VNeznB;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c0a:e001:db::12fc:5321; helo=sea.lore.kernel.org;\n envelope-from=linux-gpio+bounces-35051-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=\"RdqYeQdx\";\n\tdkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=\"D/VNeznB\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=205.220.180.131","smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=oss.qualcomm.com"],"Received":["from sea.lore.kernel.org (sea.lore.kernel.org\n [IPv6:2600:3c0a:e001:db::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4ftCQQ1sP6z1yCx\n\tfor ; Sat, 11 Apr 2026 22:19:10 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id 4E78E3047405\n\tfor ; Sat, 11 Apr 2026 12:12:20 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 042BA3630A0;\n\tSat, 11 Apr 2026 12:11:38 +0000 (UTC)","from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com\n [205.220.180.131])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 56A0136215F\n\tfor ; Sat, 11 Apr 2026 12:11:35 +0000 (UTC)","from pps.filterd (m0279869.ppops.net [127.0.0.1])\n\tby mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 63B47ido1200641\n\tfor ; Sat, 11 Apr 2026 12:11:34 GMT","from mail-qk1-f197.google.com (mail-qk1-f197.google.com\n [209.85.222.197])\n\tby mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4dff0jrnap-1\n\t(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n\tfor ; Sat, 11 Apr 2026 12:11:34 +0000 (GMT)","by mail-qk1-f197.google.com with SMTP id\n af79cd13be357-8d5010ea730so686904185a.0\n for ;\n Sat, 11 Apr 2026 05:11:34 -0700 (PDT)","from umbar.lan\n (2001-14ba-a073-af00-264b-feff-fe8b-be8a.rev.dnainternet.fi.\n [2001:14ba:a073:af00:264b:feff:fe8b:be8a])\n by smtp.gmail.com with ESMTPSA id\n 38308e7fff4ca-38e495b4e73sm11906291fa.41.2026.04.11.05.11.31\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Sat, 11 Apr 2026 05:11:32 -0700 (PDT)"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1775909497; cv=none;\n b=nqY2t6GtIqlIiBuah2N9OaHPP6oqtt4GYpvhq5hB1Ir1mFabCpC2SsLSdJu7CcJP8Lf2Bg+8YWdj16DUhqNS0kLAGgJfyyPjlWayb3zeK5mD8bWMFiTdHTy17M/krJ6ws7+oukBD0qT6e7ifDCmrqGfryPSyt0Wxy9kvneqng7Q=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1775909497; c=relaxed/simple;\n\tbh=hmXTmyPe2+8CQYPgL4u755xNdxBVwLTJmFYBmxJpfok=;\n\th=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References:\n\t In-Reply-To:To:Cc;\n b=dLDCZowF9w4xDD5DWj3CBCqymGBVmHL6PjeXSeIamQsOHBCAbPbxo+q/5BWIBXZdMH7srWK1RJrNADUW/lMqlqmopCB6kq+kwK0xt3uu/VLT95V25fgjDOBsyGrufhorYiOYV/4SGPNmwHjoi41mOWrFTyjVek2FjBhevkBtU/c=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com;\n spf=pass smtp.mailfrom=oss.qualcomm.com;\n dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=RdqYeQdx;\n dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=D/VNeznB; arc=none smtp.client-ip=205.220.180.131","DKIM-Signature":["v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n\tcc:content-transfer-encoding:content-type:date:from:in-reply-to\n\t:message-id:mime-version:references:subject:to; s=qcppdkim1; bh=\n\ta6xJZ5euRUkJ01/MhbgNuHprFSRyTM9G9jNcE79fdD8=; b=RdqYeQdxVqul5YUP\n\tYJv9ALIZxbDX7x/Z5cCkXTFbSom/0+K1yIi8RGidsUR06hvamy4/ccrH2PgOACd/\n\tMs5rbdZha2/cyIDevs7ITLt55xwfxXvOefbbt43G48D9JAdIyz8292D4JOFQnVu7\n\t+lflPqk2ufEwDiSqoGzisdCqJWJFRuv4SlPQUM2n37B0EUF1IAI3IN5iWgjcVohO\n\tBEJv1EJkBgFvbwOm2qDsZ1ae7WvvBa59vb6X0rqp2XE1W9rAcXyqPg8/LsHKnLfL\n\t+UI4YRErrOPqWpRpeNV8vRcG1buDkM5vh9oFidyHW5FzE/mGoklDuXQfq6htmd3y\n\tjbFnrA==","v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=oss.qualcomm.com; s=google; t=1775909494; x=1776514294;\n darn=vger.kernel.org;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:from:to:cc:subject:date:message-id\n :reply-to;\n bh=a6xJZ5euRUkJ01/MhbgNuHprFSRyTM9G9jNcE79fdD8=;\n b=D/VNeznBJAkkziHuHPeDwnvqBDLIeB7ttPeMiGpdbO8i4dV18k5UTf/e4deAIn5Rap\n NCQ309QaLyDuEbcgMyZ8gnRgQeY6nV58TcU52Nviu/pRi8RR1Q2hdfxOWffojggXNrId\n JaAyFDNB5uVupZZIR/TElddq1lazcMfJPF0ZmVpJyMR6FxjEoUnMGGqQTt8p6N5vvAEZ\n VqJvD0QNDrwlFz7bQYQnubFom22Y7YR4It8mPRACz79Hw2jyKWkaXozy+X4HA4dP54lc\n n9tsjiSBB1oOQ2g8ZKpLDtQMp18CskGuvtNvvWRUM0FamfzOhuIj2+A7QTSh+B6bP6kD\n l0/A=="],"X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1775909494; x=1776514294;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to\n :cc:subject:date:message-id:reply-to;\n bh=a6xJZ5euRUkJ01/MhbgNuHprFSRyTM9G9jNcE79fdD8=;\n b=ncfleE7ZCJNyNfjBA3UU4bUdjncVbG5sv1RTesNBu8YTm29aG9cGt4Ncd1slf6Eb2Q\n ipfsExrDVZ55Bc3QHy67djyzMB4v9jQ7xDfvJEqC8CaAHTFNSagrYT2yRuN7OWEW2C6r\n 014nFLoyXKlvG+YSxAGIKcajH4Jz+u4Cjnbcf9MzDkZTp8nO9bszdOlh0eyrSgDQFmAH\n bGsmQ1bIVW8L1YQelHIzwMq87RlNuLzYp6MqJ/atpgnf6Ih+FombRZMrUAa3C0gm795n\n meX7GkAPf6l3unmYaMTVHm+HLGno6pPJnFbxnEDad4fDoykTNPCX17gNMNjJI26/bvct\n Wn3w==","X-Forwarded-Encrypted":"i=1;\n AJvYcCWMfiJdKwKsxCWFqBovxZZUR0mroqaMUi/ZGgFww3Cl8OMUmylgKEznd1DY5P/0f9/3UHUX75RIJ/wm@vger.kernel.org","X-Gm-Message-State":"AOJu0YzP3PIM/q0Ry1bqmUj2rPt5T7/ozIPSeNQR4tmaKz2Zxi+Ho4Vj\n\tcQOySHxtflQlgI3EM8AGanTcx/xHokl3asimHhw01T4O9XaiMnQGcuGCaNC9SR2Di8Ih3D2PBcM\n\tBXID9u4o2tfkSUNhaBryM0BoXs5s2cBqUpdJOJ1wdW2FPJT9BOXDdtckyDTeR4D8h","X-Gm-Gg":"AeBDievSfHOtGZ079cTSUqXRTixKo1rdH8TzzCb5KVUP3H7xn/E6vHEwxfv8nC+KYaM\n\tISiutckNnrMauNKFrQnz+vT4o4+PCFXZVjn6tuq51J59DJ4R93ahOHcAZOgtEzf/qKicmCXzJ/F\n\tAklSGb3wIbB2vWBB8zox1Yp41DP36WGMB219K6tPPJXlehaoH2n+4UNxnfZk4ToyA2PvlP5Scjr\n\tITVrNntb2iVcYvmbwHHxOulJ0lZ7UAnTDOsQSIe/GiDvPQCFF3sOVsPF9HWgwm+CU1sllxnKzAd\n\t1kkqyQJsMEZynSJZQjrtvywELBMp6csvna9j2hvHg1IwuWMucHFYnDvKwifuOrrcCkBJ8GePRBe\n\t+E0lsd8oPQErXbflDFXtIczJYk8zV8fOHXxSqhVNX8t4uL79ED0VrhBqjcqKT2TwTkiyS0l3IkP\n\tIjsPAnhTbgy7Of954WvJEHfSlHXywAwlG89QA=","X-Received":["by 2002:a05:622a:1c0c:b0:50d:8ed0:7f10 with SMTP id\n d75a77b69052e-50dd6abfc41mr80286641cf.13.1775909493618;\n Sat, 11 Apr 2026 05:11:33 -0700 (PDT)","by 2002:a05:622a:1c0c:b0:50d:8ed0:7f10 with SMTP id\n d75a77b69052e-50dd6abfc41mr80286161cf.13.1775909493152;\n Sat, 11 Apr 2026 05:11:33 -0700 (PDT)"],"From":"Dmitry Baryshkov ","Date":"Sat, 11 Apr 2026 15:10:41 +0300","Subject":"[PATCH v2 21/21] gpio: add GPIO controller found on Waveshare DSI\n TOUCH panels","Precedence":"bulk","X-Mailing-List":"linux-gpio@vger.kernel.org","List-Id":"","List-Subscribe":"","List-Unsubscribe":"","MIME-Version":"1.0","Content-Type":"text/plain; charset=\"utf-8\"","Content-Transfer-Encoding":"7bit","Message-Id":"<20260411-waveshare-dsi-touch-v2-21-75cdbeac5156@oss.qualcomm.com>","References":"<20260411-waveshare-dsi-touch-v2-0-75cdbeac5156@oss.qualcomm.com>","In-Reply-To":"<20260411-waveshare-dsi-touch-v2-0-75cdbeac5156@oss.qualcomm.com>","To":"Neil Armstrong ,\n Jessica Zhang ,\n David Airlie , Simona Vetter ,\n Maarten Lankhorst ,\n Maxime Ripard ,\n Thomas Zimmermann ,\n Rob Herring ,\n Krzysztof Kozlowski ,\n Conor Dooley ,\n Cong Yang ,\n Ondrej Jirman ,\n Javier Martinez Canillas ,\n Jagan Teki , Liam Girdwood ,\n Mark Brown , Linus Walleij ,\n Bartosz Golaszewski ","Cc":"dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org,\n linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org,\n Riccardo Mereu ","X-Mailer":"b4 0.15.1","X-Developer-Signature":"v=1; a=openpgp-sha256; l=7737;\n i=dmitry.baryshkov@oss.qualcomm.com; h=from:subject:message-id;\n bh=hmXTmyPe2+8CQYPgL4u755xNdxBVwLTJmFYBmxJpfok=;\n b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBp2jpIAhcDDnqAbT569t4Y6yYBcC7UU+uWhTpAV\n 0kIUUmkVj2JATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCado6SAAKCRCLPIo+Aiko\n 1Y4LB/49p6uXzAnYxBtCIJJINoYExIC34T8A+v+6+4Hp3IsBSs9yXVGxN30mvWRcA8HhqRSCM0K\n XoaS/4PG+5LPwJkqRIxD0ZiwFO+PJ15Oh6S3jGWE3poikGgO+SmnsPTsyI/QEv7EKqxSzPfVyNw\n rzfWqq3Zu0+wHuKFX2bAi4pN6gtg99qY2a/esrjqOOW60H5DNybgHK+a5DKTUmeys2G3ry5LGSR\n sp6OQc3NF3MDzjbJS9zT4YIvVie2Cun5eu5KGf2gDMHjWpaMQIwR24tgbn3J44yBhq8O6Mlm9Gj\n IF3ik1hbXueFlEI2vastpmeSH3FuFa4tzbpMmg8qPijfnKtj","X-Developer-Key":"i=dmitry.baryshkov@oss.qualcomm.com; a=openpgp;\n fpr=8F88381DD5C873E4AE487DA5199BF1243632046A","X-Proofpoint-Spam-Details-Enc":"AW1haW4tMjYwNDExMDEwMiBTYWx0ZWRfX+ieH7DdQ5tBc\n vgRIVzNq8JtqS/I4N4JsU9XiecElNPPH3OSSeHH8PMwxuwtRegI5Dck7SOCZE3R6JFEF66svmQ1\n NJq5OrMGV7r9qy7abTkNzsZyKJLhvCf46+IYfPaVS6hWFzIyaVWWbbonyb9vA/RaksxDnggWXNp\n SYiL+bomzNbxXiZL7tzK1b4VuQhHHxtGeADf7T9n8M7VEdnwALeAC0rUFw43XYTDzmj2Q/XaPbD\n zXTXbTWq6a3N4VxPwiFD6+glfl4y+DjVtzNqyeS3IcOYtfw0nyVn9cHhCrarkCNFXtzYqcTXnrQ\n PQAlL6wnE7nBWpr1YHjlucXrdNjmwtnvvd35aaOrgfy9eR+rg4YFU/KeWciQ1yc9U0Q2D8tmKKB\n 3R6434EoLWRewbEIeRC0bnSjB5/oDliMbKQgHlbpwXXifJpGyIkTEy5nmzxC88crXERme+82ZnF\n CyiJya4UfdISPRgXQ0Q==","X-Proofpoint-ORIG-GUID":"0qFzOt4z2iaqTlZHh_UQ8qjDH5kucEGJ","X-Proofpoint-GUID":"0qFzOt4z2iaqTlZHh_UQ8qjDH5kucEGJ","X-Authority-Analysis":"v=2.4 cv=d/LFDxjE c=1 sm=1 tr=0 ts=69da3a76 cx=c_pps\n a=50t2pK5VMbmlHzFWWp8p/g==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10\n a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22\n a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22 a=EUspDBNiAAAA:8\n a=BBJQNc9AFPM2Ar9AcygA:9 a=QEXdDO2ut3YA:10 a=IoWCM6iH3mJn3m4BftBB:22","X-Proofpoint-Virus-Version":"vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-11_03,2026-04-09_02,2025-10-01_01","X-Proofpoint-Spam-Details":"rule=outbound_notspam policy=outbound score=0\n spamscore=0 impostorscore=0 malwarescore=0 phishscore=0 priorityscore=1501\n bulkscore=0 suspectscore=0 adultscore=0 lowpriorityscore=0 clxscore=1015\n classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0\n reason=mlx scancount=1 engine=8.22.0-2604010000 definitions=main-2604110102"},"content":"The Waveshare DSI TOUCH family of panels has separate on-board GPIO\ncontroller, which controls power supplies to the panel and the touch\nscreen and provides reset pins for both the panel and the touchscreen.\nAlso it provides a simple PWM controller for panel backlight. Add\nsupport for this GPIO controller.\n\nTested-by: Riccardo Mereu \nSigned-off-by: Dmitry Baryshkov \n---\n drivers/gpio/Kconfig | 10 ++\n drivers/gpio/Makefile | 1 +\n drivers/gpio/gpio-waveshare-dsi.c | 208 ++++++++++++++++++++++++++++++++++++++\n 3 files changed, 219 insertions(+)","diff":"diff --git a/drivers/gpio/Kconfig b/drivers/gpio/Kconfig\nindex dbe7c6e63eab..1b210c451151 100644\n--- a/drivers/gpio/Kconfig\n+++ b/drivers/gpio/Kconfig\n@@ -805,6 +805,16 @@ config GPIO_VISCONTI\n \thelp\n \t Say yes here to support GPIO on Tohisba Visconti.\n \n+config GPIO_WAVESHARE_DSI_TOUCH\n+\ttristate \"Waveshare GPIO controller for DSI panels\"\n+\tdepends on BACKLIGHT_CLASS_DEVICE\n+\tdepends on I2C\n+\tselect REGMAP_I2C\n+\thelp\n+\t Enable support for the GPIO and PWM controller found on Waveshare DSI\n+\t TOUCH panel kits. It provides GPIOs (used for regulator control and\n+ resets) and backlight support.\n+\n config GPIO_WCD934X\n \ttristate \"Qualcomm Technologies Inc WCD9340/WCD9341 GPIO controller driver\"\n \tdepends on MFD_WCD934X\ndiff --git a/drivers/gpio/Makefile b/drivers/gpio/Makefile\nindex 20d4a57afdaa..75ce89fc3b93 100644\n--- a/drivers/gpio/Makefile\n+++ b/drivers/gpio/Makefile\n@@ -207,6 +207,7 @@ obj-$(CONFIG_GPIO_VIRTUSER)\t\t+= gpio-virtuser.o\n obj-$(CONFIG_GPIO_VIRTIO)\t\t+= gpio-virtio.o\n obj-$(CONFIG_GPIO_VISCONTI)\t\t+= gpio-visconti.o\n obj-$(CONFIG_GPIO_VX855)\t\t+= gpio-vx855.o\n+obj-$(CONFIG_GPIO_WAVESHARE_DSI_TOUCH)\t+= gpio-waveshare-dsi.o\n obj-$(CONFIG_GPIO_WCD934X)\t\t+= gpio-wcd934x.o\n obj-$(CONFIG_GPIO_WHISKEY_COVE)\t\t+= gpio-wcove.o\n obj-$(CONFIG_GPIO_WINBOND)\t\t+= gpio-winbond.o\ndiff --git a/drivers/gpio/gpio-waveshare-dsi.c b/drivers/gpio/gpio-waveshare-dsi.c\nnew file mode 100644\nindex 000000000000..f4a1d4d3b872\n--- /dev/null\n+++ b/drivers/gpio/gpio-waveshare-dsi.c\n@@ -0,0 +1,208 @@\n+// SPDX-License-Identifier: GPL-2.0\n+/*\n+ * Copyright (C) 2024 Waveshare International Limited\n+ * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.\n+ */\n+\n+#include \n+#include \n+#include \n+#include \n+#include \n+#include \n+#include \n+\n+/* I2C registers of the microcontroller. */\n+#define REG_TP\t\t0x94\n+#define REG_LCD\t\t0x95\n+#define REG_PWM\t\t0x96\n+#define REG_SIZE\t0x97\n+#define REG_ID\t\t0x98\n+#define REG_VERSION\t0x99\n+\n+enum {\n+\tGPIO_AVDD = 0,\n+\tGPIO_PANEL_RESET = 1,\n+\tGPIO_BL_ENABLE = 2,\n+\tGPIO_IOVCC = 4,\n+\tGPIO_VCC = 8,\n+\tGPIO_TS_RESET = 9,\n+};\n+\n+#define NUM_GPIO 16\n+\n+struct waveshare_gpio {\n+\tstruct mutex dir_lock;\n+\tstruct mutex pwr_lock;\n+\tstruct regmap *regmap;\n+\tu16 poweron_state;\n+\n+\tstruct gpio_chip gc;\n+};\n+\n+static const struct regmap_config waveshare_gpio_regmap_config = {\n+\t.reg_bits = 8,\n+\t.val_bits = 8,\n+\t.max_register = REG_PWM,\n+};\n+\n+static int waveshare_gpio_get(struct waveshare_gpio *state, unsigned int offset)\n+{\n+\tu16 pwr_state;\n+\n+\tguard(mutex)(&state->pwr_lock);\n+\tpwr_state = state->poweron_state & BIT(offset);\n+\n+\treturn !!pwr_state;\n+}\n+\n+static int waveshare_gpio_set(struct waveshare_gpio *state, unsigned int offset, int value)\n+{\n+\tu16 last_val;\n+\tint err;\n+\n+\tguard(mutex)(&state->pwr_lock);\n+\n+\tlast_val = state->poweron_state;\n+\tif (value)\n+\t\tlast_val |= BIT(offset);\n+\telse\n+\t\tlast_val &= ~BIT(offset);\n+\n+\tstate->poweron_state = last_val;\n+\n+\terr = regmap_write(state->regmap, REG_TP, last_val >> 8);\n+\tif (!err)\n+\t\terr = regmap_write(state->regmap, REG_LCD, last_val & 0xff);\n+\n+\treturn err;\n+}\n+\n+static int waveshare_gpio_gpio_get_direction(struct gpio_chip *gc, unsigned int offset)\n+{\n+\treturn GPIO_LINE_DIRECTION_OUT;\n+}\n+\n+static int waveshare_gpio_gpio_get(struct gpio_chip *gc, unsigned int offset)\n+{\n+\tstruct waveshare_gpio *state = gpiochip_get_data(gc);\n+\n+\treturn waveshare_gpio_get(state, offset);\n+}\n+\n+static int waveshare_gpio_gpio_set(struct gpio_chip *gc, unsigned int offset, int value)\n+{\n+\tstruct waveshare_gpio *state = gpiochip_get_data(gc);\n+\n+\treturn waveshare_gpio_set(state, offset, value);\n+}\n+\n+static int waveshare_gpio_update_status(struct backlight_device *bl)\n+{\n+\tstruct waveshare_gpio *state = bl_get_data(bl);\n+\tint brightness = backlight_get_brightness(bl);\n+\n+\twaveshare_gpio_set(state, GPIO_BL_ENABLE, brightness);\n+\n+\treturn regmap_write(state->regmap, REG_PWM, brightness);\n+}\n+\n+static const struct backlight_ops waveshare_gpio_bl = {\n+\t.update_status = waveshare_gpio_update_status,\n+};\n+\n+static int waveshare_gpio_probe(struct i2c_client *i2c)\n+{\n+\tstruct backlight_properties props = {};\n+\tstruct waveshare_gpio *state;\n+\tstruct device *dev = &i2c->dev;\n+\tstruct backlight_device *bl;\n+\tstruct regmap *regmap;\n+\tunsigned int data;\n+\tint ret;\n+\n+\tstate = devm_kzalloc(dev, sizeof(*state), GFP_KERNEL);\n+\tif (!state)\n+\t\treturn -ENOMEM;\n+\n+\tret = devm_mutex_init(dev, &state->dir_lock);\n+\tif (ret)\n+\t\treturn ret;\n+\n+\tret = devm_mutex_init(dev, &state->pwr_lock);\n+\tif (ret)\n+\t\treturn ret;\n+\n+\tregmap = devm_regmap_init_i2c(i2c, &waveshare_gpio_regmap_config);\n+\tif (IS_ERR(regmap))\n+\t\treturn dev_err_probe(dev, PTR_ERR(regmap), \"Failed to allocate register map\\n\");\n+\n+\tstate->regmap = regmap;\n+\ti2c_set_clientdata(i2c, state);\n+\n+\tret = regmap_read(regmap, REG_ID, &data);\n+\tif (ret < 0)\n+\t\treturn dev_err_probe(dev, ret, \"Failed to read register\\n\");\n+\n+\tdev_dbg(dev, \"waveshare panel hw id = 0x%x\\n\", data);\n+\n+\tret = regmap_read(regmap, REG_SIZE, &data);\n+\tif (ret < 0)\n+\t\treturn dev_err_probe(dev, ret, \"Failed to read register\\n\");\n+\n+\tdev_dbg(dev, \"waveshare panel size = %d\\n\", data);\n+\n+\tret = regmap_read(regmap, REG_VERSION, &data);\n+\tif (ret < 0)\n+\t\treturn dev_err_probe(dev, ret, \"Failed to read register\\n\");\n+\n+\tdev_dbg(dev, \"waveshare panel mcu version = 0x%x\\n\", data);\n+\n+\tret = waveshare_gpio_set(state, GPIO_TS_RESET, 1);\n+\tif (ret)\n+\t\treturn dev_err_probe(dev, ret, \"Failed to program GPIOs\\n\");\n+\n+\tmsleep(20);\n+\n+\tstate->gc.parent = dev;\n+\tstate->gc.label = i2c->name;\n+\tstate->gc.owner = THIS_MODULE;\n+\tstate->gc.base = -1;\n+\tstate->gc.ngpio = NUM_GPIO;\n+\n+\t/* it is output only */\n+\tstate->gc.get = waveshare_gpio_gpio_get;\n+\tstate->gc.set = waveshare_gpio_gpio_set;\n+\tstate->gc.get_direction = waveshare_gpio_gpio_get_direction;\n+\tstate->gc.can_sleep = true;\n+\n+\tret = devm_gpiochip_add_data(dev, &state->gc, state);\n+\tif (ret)\n+\t\treturn dev_err_probe(dev, ret, \"Failed to create gpiochip\\n\");\n+\n+\tprops.type = BACKLIGHT_RAW;\n+\tprops.max_brightness = 255;\n+\tprops.brightness = 255;\n+\tbl = devm_backlight_device_register(dev, dev_name(dev), dev, state,\n+\t\t\t\t\t &waveshare_gpio_bl, &props);\n+\treturn PTR_ERR_OR_ZERO(bl);\n+}\n+\n+static const struct of_device_id waveshare_gpio_dt_ids[] = {\n+\t{ .compatible = \"waveshare,dsi-touch-gpio\" },\n+\t{},\n+};\n+MODULE_DEVICE_TABLE(of, waveshare_gpio_dt_ids);\n+\n+static struct i2c_driver waveshare_gpio_regulator_driver = {\n+\t.driver = {\n+\t\t.name = \"waveshare-regulator\",\n+\t\t.of_match_table = of_match_ptr(waveshare_gpio_dt_ids),\n+\t},\n+\t.probe = waveshare_gpio_probe,\n+};\n+\n+module_i2c_driver(waveshare_gpio_regulator_driver);\n+\n+MODULE_DESCRIPTION(\"GPIO controller driver for Waveshare DSI touch panels\");\n+MODULE_LICENSE(\"GPL\");\n","prefixes":["v2","21/21"]}