{"id":2222202,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2222202/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260410200628.19378-9-philmd@linaro.org/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.1/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260410200628.19378-9-philmd@linaro.org>","date":"2026-04-10T20:06:27","name":"[8/9] target/arm: Replace MO_TE -> mo_endian() for Cortex-M helpers","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"75cabacd382e54601a133f425a50374e2809ed90","submitter":{"id":85046,"url":"http://patchwork.ozlabs.org/api/1.1/people/85046/?format=json","name":"Philippe Mathieu-Daudé","email":"philmd@linaro.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260410200628.19378-9-philmd@linaro.org/mbox/","series":[{"id":499501,"url":"http://patchwork.ozlabs.org/api/1.1/series/499501/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=499501","date":"2026-04-10T20:06:19","name":"target/arm: Remove MO_TE to compile MVE/M helpers once","version":1,"mbox":"http://patchwork.ozlabs.org/series/499501/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2222202/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2222202/checks/","tags":{},"headers":{"Return-Path":"<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=gDIiVJod;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fsnst0w16z1yGb\n\tfor <incoming@patchwork.ozlabs.org>; Sat, 11 Apr 2026 06:08:02 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wBI8h-0003Rw-6o; Fri, 10 Apr 2026 16:07:39 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <philmd@linaro.org>) id 1wBI8X-0003Bn-Ne\n for qemu-devel@nongnu.org; Fri, 10 Apr 2026 16:07:31 -0400","from mail-wm1-x330.google.com ([2a00:1450:4864:20::330])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <philmd@linaro.org>) id 1wBI8V-00005i-LF\n for qemu-devel@nongnu.org; Fri, 10 Apr 2026 16:07:29 -0400","by mail-wm1-x330.google.com with SMTP id\n 5b1f17b1804b1-488a041eae5so17417525e9.1\n for <qemu-devel@nongnu.org>; Fri, 10 Apr 2026 13:07:27 -0700 (PDT)","from localhost.localdomain (88-187-86-199.subs.proxad.net.\n [88.187.86.199]) by smtp.gmail.com with ESMTPSA id\n 5b1f17b1804b1-488d58a8438sm100847805e9.5.2026.04.10.13.07.23\n (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256);\n Fri, 10 Apr 2026 13:07:25 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1775851646; x=1776456446; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=7uaft+3oypg1B317x+898MucBvPV8z17CqK/WINCHew=;\n b=gDIiVJodXfT/3WeraXa5eoDP9yDigR7IIwzNDCLAiI/pxwyw1BUazULamkk7dngUaI\n arMlF+1ax6l1IdrRToeMvO0mLgmGtQsE/nyBechZ5WnJ5F+1UcqcJRCL2jkm72p+geZX\n nGfajA8+UdIUvax7zgSs9aioweG8h9NeO9W3cuuk1m/SVbDG191asOx53acsaI6coMih\n zNj42SaC3wfPv0PlrQejtIwMF4iuhpCg4/n5dBb/85aMMZbtw1oyh2v0JD0go3m3UcGH\n 6myZb3J+zXKPTtoPZEG91372DvFpVVmbfuwZ68zkMrdtELKOkYioTYiYhPElB43JZr0b\n jxKA==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1775851646; x=1776456446;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=7uaft+3oypg1B317x+898MucBvPV8z17CqK/WINCHew=;\n b=cGq8Pwd9WJVxSbLTmrLwKKrTLKxnd7hTigofzS9B30v65tFcNJ0ZKq1Rs33xvLIqFd\n xmVl9TMbDqm6a+iWCffF1sJl9xHkqHWoKpYhdzLkpLL4v3DYP7FkdIBkakocgTO94ToY\n YXurvyBOFOT+IssKpefZ6KE6GDQx2nQZVy2ImThJ8Ap5+WrNW7RlOIoP2QCRjnKqOQzh\n LLmMRj7sX5m49iwLhIiGwknoyQQzsLhnshcVFN5lTfjdmUBlBAbJGThJTfp2lx7jxC9c\n YwoGAi3fQJjKHb8lj9HSKjXFa8rbzr3EPv5PXPwPOvYgHUWkRMsXM9Fh6l90TXwkqGkO\n MIfQ==","X-Gm-Message-State":"AOJu0YzlMf+IHPwMY2cZvtwIt42+9dD+Zz27BNlQLxaLjk++DMCYEUXP\n 5FUufxW99QeNS3+JCNXdnyNwWp0xIQZ49Jqbmz3u7EBeL9Mzzih20d2GTh0RHRcXJgaiCEwySNA\n cUNsm1/Y=","X-Gm-Gg":"AeBDieug31qREAC0eSiJ4LFQTeoOXgjVUL5xKGxtuhsCROKLcGmi8J40lIeqpLOw9Wu\n V0DyyR1JEvYuNSzrTLRXTAwz1+gw5E3oCoBOabxCT6f+peHw0/1ZU1bWu1thkkPKQg/zXVB+xRU\n hcQcreR8J2Vh5geje5GZyc4L8YGrsfuVi9YCVCplxRCWGt6Y/OxVjRKXUSrvyznhXWOgpYVWezS\n dxE6NwuifDDrcQ6rJTqwewHtFnsfEuLYguXVMwvvK+YPOko7bAUx9ZBcm+nWwlGDjFUWKE8GyL4\n riwknJjEixGgqelnXMLns8r99be2K/66gUayrm+IRJoVfpMdy/P90MDwPYQIHKtd0a7aYQ2u4RB\n rISfDEygXqrdozM0sxy6b8U6r60UNHq24P8S82nLFDsTi+U/nmpLJpOTx9/BBgXUzZ3HvLoJvNx\n NiWwWU/g0kd7beugWkUHaBn/aJ42ukhnHct8KRr7WC/aqRR2Agw245BZ5Pgug4dp55nWJgnr+h","X-Received":"by 2002:a05:600c:64cf:b0:485:b6dd:5066 with SMTP id\n 5b1f17b1804b1-488d67ce664mr55951735e9.7.1775851645626;\n Fri, 10 Apr 2026 13:07:25 -0700 (PDT)","From":"=?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= <philmd@linaro.org>","To":"qemu-devel@nongnu.org","Cc":"Peter Maydell <peter.maydell@linaro.org>, qemu-arm@nongnu.org,\n Pierrick Bouvier <pierrick.bouvier@linaro.org>, =?utf-8?q?Philippe_Mathieu-?=\n\t=?utf-8?q?Daud=C3=A9?= <philmd@linaro.org>","Subject":"[PATCH 8/9] target/arm: Replace MO_TE -> mo_endian() for Cortex-M\n helpers","Date":"Fri, 10 Apr 2026 22:06:27 +0200","Message-ID":"<20260410200628.19378-9-philmd@linaro.org>","X-Mailer":"git-send-email 2.53.0","In-Reply-To":"<20260410200628.19378-1-philmd@linaro.org>","References":"<20260410200628.19378-1-philmd@linaro.org>","MIME-Version":"1.0","Content-Type":"text/plain; charset=UTF-8","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2a00:1450:4864:20::330;\n envelope-from=philmd@linaro.org; helo=mail-wm1-x330.google.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development <qemu-devel.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>","List-Archive":"<https://lists.nongnu.org/archive/html/qemu-devel>","List-Post":"<mailto:qemu-devel@nongnu.org>","List-Help":"<mailto:qemu-devel-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>\n---\n target/arm/tcg/m_helper.c | 6 +++---\n 1 file changed, 3 insertions(+), 3 deletions(-)","diff":"diff --git a/target/arm/tcg/m_helper.c b/target/arm/tcg/m_helper.c\nindex f5954ce9bf9..1bec8e9aea3 100644\n--- a/target/arm/tcg/m_helper.c\n+++ b/target/arm/tcg/m_helper.c\n@@ -634,7 +634,7 @@ void HELPER(v7m_blxns)(CPUARMState *env, uint32_t dest)\n \n     /* Note that these stores can throw exceptions on MPU faults */\n     ARMMMUIdx mmu_idx = arm_mmu_idx(env);\n-    MemOpIdx oi = make_memop_idx(MO_TE | MO_UL | MO_ALIGN,\n+    MemOpIdx oi = make_memop_idx(mo_endian(env) | MO_UL | MO_ALIGN,\n                                  arm_to_core_mmu_idx(mmu_idx));\n     cpu_stl_mmu(env, sp, nextinst, oi, GETPC());\n     cpu_stl_mmu(env, sp + 4, saved_psr, oi, GETPC());\n@@ -1055,7 +1055,7 @@ void HELPER(v7m_vlstm)(CPUARMState *env, uint32_t fptr)\n     bool lspact = env->v7m.fpccr[s] & R_V7M_FPCCR_LSPACT_MASK;\n     uintptr_t ra = GETPC();\n     ARMMMUIdx mmu_idx = arm_mmu_idx(env);\n-    MemOpIdx oi = make_memop_idx(MO_TE | MO_UL | MO_ALIGN,\n+    MemOpIdx oi = make_memop_idx(mo_endian(env) | MO_UL | MO_ALIGN,\n                                  arm_to_core_mmu_idx(mmu_idx));\n \n     assert(env->v7m.secure);\n@@ -1131,7 +1131,7 @@ void HELPER(v7m_vlldm)(CPUARMState *env, uint32_t fptr)\n     ARMCPU *cpu = env_archcpu(env);\n     uintptr_t ra = GETPC();\n     ARMMMUIdx mmu_idx = arm_mmu_idx(env);\n-    MemOpIdx oi = make_memop_idx(MO_TE | MO_UL | MO_ALIGN,\n+    MemOpIdx oi = make_memop_idx(mo_endian(env) | MO_UL | MO_ALIGN,\n                                  arm_to_core_mmu_idx(mmu_idx));\n \n     /* fptr is the value of Rn, the frame pointer we load the FP regs from */\n","prefixes":["8/9"]}