{"id":2222161,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2222161/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-ppc/patch/20260410195323.17937-13-philmd@linaro.org/","project":{"id":69,"url":"http://patchwork.ozlabs.org/api/1.1/projects/69/?format=json","name":"QEMU powerpc development","link_name":"qemu-ppc","list_id":"qemu-ppc.nongnu.org","list_email":"qemu-ppc@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260410195323.17937-13-philmd@linaro.org>","date":"2026-04-10T19:53:06","name":"[v2,12/27] target/riscv: Register target_get_monitor_def in SysemuCPUOps","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"5cc46d17c5be5160353311edef780ee3ff0c41c6","submitter":{"id":85046,"url":"http://patchwork.ozlabs.org/api/1.1/people/85046/?format=json","name":"Philippe Mathieu-Daudé","email":"philmd@linaro.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-ppc/patch/20260410195323.17937-13-philmd@linaro.org/mbox/","series":[{"id":499497,"url":"http://patchwork.ozlabs.org/api/1.1/series/499497/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-ppc/list/?series=499497","date":"2026-04-10T19:52:55","name":"monitor: Remove need of per-target handlers","version":2,"mbox":"http://patchwork.ozlabs.org/series/499497/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2222161/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2222161/checks/","tags":{},"headers":{"Return-Path":"<qemu-ppc-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=TGFVtCpG;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-ppc-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fsnc02Jjjz1yGb\n\tfor <incoming@patchwork.ozlabs.org>; Sat, 11 Apr 2026 05:56:00 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-ppc-bounces@nongnu.org>)\n\tid 1wBHwQ-0001u7-UV; Fri, 10 Apr 2026 15:54:58 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <philmd@linaro.org>) id 1wBHwP-0001no-KL\n for qemu-ppc@nongnu.org; Fri, 10 Apr 2026 15:54:57 -0400","from mail-wm1-x333.google.com ([2a00:1450:4864:20::333])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <philmd@linaro.org>) id 1wBHwM-0001fd-IA\n for qemu-ppc@nongnu.org; Fri, 10 Apr 2026 15:54:57 -0400","by mail-wm1-x333.google.com with SMTP id\n 5b1f17b1804b1-488a9033b2cso28744775e9.2\n for <qemu-ppc@nongnu.org>; Fri, 10 Apr 2026 12:54:54 -0700 (PDT)","from localhost.localdomain (88-187-86-199.subs.proxad.net.\n [88.187.86.199]) by smtp.gmail.com with ESMTPSA id\n 5b1f17b1804b1-488d5396293sm84794825e9.15.2026.04.10.12.54.51\n (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256);\n Fri, 10 Apr 2026 12:54:52 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1775850893; x=1776455693; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=Fh21TaJ8ypSq1QYVzVlTyt3qC9Wy73HL07UKYAF+YwI=;\n b=TGFVtCpGYmPsT4teK8F0a5UXze3GU24UHg6FJ8oSPqgbtX5bahNZEZBQ0P7ds76g2G\n Jd+Db68E9AEgoX81Rl6Qcg2oSeKpw+FFBL10HMrSeUpQG6SRoR719NB5XSWjoY45qZia\n IYrcaVoNLj8tpBRhva25hnn0JZE3Io7tSoZkmNMSBIM/ErW4Z5h0C4i+Z3C4vbWmUw29\n EE2mITArdjdHf+hxljzdbFiIth1yJcaOgYXqoIOx0X3NuZEYKdwDIxr4/Qcdika0a9kO\n uQWyr9oRV9VRGSxh35ivYpu9+OGE1qkztge6qr2mvo5f66vNFoTiyXaMHKQ3Jmk/HCWt\n 0YVA==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1775850893; x=1776455693;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=Fh21TaJ8ypSq1QYVzVlTyt3qC9Wy73HL07UKYAF+YwI=;\n b=ADS6wghKH3z+5ZhhoYFonDPO4CdW193si7vudNaZUpOuts+x/qrwEiieT4cIawiiFA\n ypNeaP6d0DFcGr8WiawMoio/vaaIGMfQCkYTg1lEKYnia4B+iHya+WPvWMWZAsNJlXgQ\n S0Ee5+w8O9ZWUshk0bT1ox8Jxen7Q1n3nx3FpsmnL88/MisrJRxMNvXALN8qzK3uv35u\n R4YyqKde3yoYf/Tg8jq3i8unpG724m0O+QHFqcMvF5xHNwm/Z7pqBc+Zwf0oN0oRx23y\n 9rLZzTMpDWTlMbcAiTqsx7vOomMSI7Y9BWfNswqD46G69YOdmXIIZx4/ivDw3+TlxmLX\n u4rw==","X-Forwarded-Encrypted":"i=1;\n AJvYcCVCbZijyQj+tChyS6mnX5Hazyhxdxq7tkrLUTOkqaAKzMa34oLZp8EHnHBeVcyUpEcHG4xs3VOrBQ==@nongnu.org","X-Gm-Message-State":"AOJu0Yz+kkKp7rY83Ho86/GEKsIvKmm2JDEb92Go1lWSTaCfOj17D6+4\n cmsVBKPZqgPNFENOCOdyhVnAjzgungtxwlIhWQlt5YDAEOwV11B/mNemJkE36eoaZgY=","X-Gm-Gg":"AeBDievibJV/WhNVxHBDjmK21ftBP9p3cwOUkyGBIkI25Nk++YZPrWQwQnHfETNVXrM\n 3zzItjK9q8enJabS3OWqJzqsl6ws60lyuGso/YryJXGWtK5SKdHCZteGwKKC9SO/rsU2DohKig1\n LW4G2E5NP3DDa3E1vGiN+HQKTdX2uG7YdqZPy0r6wwaQluEQQv5X10fX6wIqPULXaIIVfKW9qZk\n 4ORs4iXyUXvgzniiOqJCXf4JkogHF0cjU4cDZB3web8Xs3BC7hzZrOsUXCFiju7zuwN/KF1KRjL\n 9KKkE3C/HIAQFSBks3A4B8kz31XMeRmyI7c8OX+4UXv61QcUiW6Xnuy4/64OluTZgWLD4+MZJL5\n HIqSS4RzLjHW7QTj7gs92JnZNav1szGxY8I9zG0XD3HPRwgomVnQqFSo31GK5DRqVIYjkfT76nl\n Ky/IjubBbFdh6fSpZHr+Voapei1tLZ0D6sXGnHBen9NxNvJGtXNC633KfmnY9Z6mOz6nz00Plv","X-Received":"by 2002:a05:600c:3b24:b0:488:c078:bfda with SMTP id\n 5b1f17b1804b1-488d688d2a1mr56635425e9.26.1775850892918;\n Fri, 10 Apr 2026 12:54:52 -0700 (PDT)","From":"=?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= <philmd@linaro.org>","To":"qemu-devel@nongnu.org","Cc":"Richard Henderson <richard.henderson@linaro.org>,\n \"Dr. David Alan Gilbert\" <dave@treblig.org>,\n Pierrick Bouvier <pierrick.bouvier@linaro.org>, qemu-riscv@nongnu.org,\n Markus Armbruster <armbru@redhat.com>, qemu-s390x@nongnu.org,\n kvm@vger.kernel.org, qemu-ppc@nongnu.org, =?utf-8?q?Philippe_Mathieu-Daud?=\n\t=?utf-8?q?=C3=A9?= <philmd@linaro.org>, Palmer Dabbelt <palmer@dabbelt.com>,\n Alistair Francis <alistair.francis@wdc.com>, Weiwei Li <liwei1518@gmail.com>,\n Daniel Henrique Barboza <daniel.barboza@oss.qualcomm.com>,\n Liu Zhiwei <zhiwei_liu@linux.alibaba.com>,\n Chao Liu <chao.liu.zevorn@gmail.com>","Subject":"[PATCH v2 12/27] target/riscv: Register target_get_monitor_def in\n SysemuCPUOps","Date":"Fri, 10 Apr 2026 21:53:06 +0200","Message-ID":"<20260410195323.17937-13-philmd@linaro.org>","X-Mailer":"git-send-email 2.53.0","In-Reply-To":"<20260410195323.17937-1-philmd@linaro.org>","References":"<20260410195323.17937-1-philmd@linaro.org>","MIME-Version":"1.0","Content-Type":"text/plain; charset=UTF-8","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2a00:1450:4864:20::333;\n envelope-from=philmd@linaro.org; helo=mail-wm1-x333.google.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-ppc@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"<qemu-ppc.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-ppc>,\n <mailto:qemu-ppc-request@nongnu.org?subject=unsubscribe>","List-Archive":"<https://lists.nongnu.org/archive/html/qemu-ppc>","List-Post":"<mailto:qemu-ppc@nongnu.org>","List-Help":"<mailto:qemu-ppc-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-ppc>,\n <mailto:qemu-ppc-request@nongnu.org?subject=subscribe>","Errors-To":"qemu-ppc-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-ppc-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"Rename target_get_monitor_def() as riscv_monitor_get_register_legacy()\nand register it as SysemuCPUOps::monitor_get_register() handler.\n\nSigned-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>\n---\n target/riscv/internals.h | 3 +++\n target/riscv/cpu.c       | 1 +\n target/riscv/monitor.c   | 4 +++-\n 3 files changed, 7 insertions(+), 1 deletion(-)","diff":"diff --git a/target/riscv/internals.h b/target/riscv/internals.h\nindex 35b923c4bf5..7c91f1872b6 100644\n--- a/target/riscv/internals.h\n+++ b/target/riscv/internals.h\n@@ -233,4 +233,7 @@ static inline int insn_len(uint16_t first_word)\n     return (first_word & 3) == 3 ? 4 : 2;\n }\n \n+int riscv_monitor_get_register_legacy(CPUState *cs, const char *name,\n+                                      uint64_t *pval);\n+\n #endif\ndiff --git a/target/riscv/cpu.c b/target/riscv/cpu.c\nindex 8ac935ac06e..dbd88fa6655 100644\n--- a/target/riscv/cpu.c\n+++ b/target/riscv/cpu.c\n@@ -2720,6 +2720,7 @@ static const struct SysemuCPUOps riscv_sysemu_ops = {\n     .get_phys_page_debug = riscv_cpu_get_phys_page_debug,\n     .write_elf64_note = riscv_cpu_write_elf64_note,\n     .write_elf32_note = riscv_cpu_write_elf32_note,\n+    .monitor_get_register = riscv_monitor_get_register_legacy,\n     .legacy_vmsd = &vmstate_riscv_cpu,\n };\n #endif\ndiff --git a/target/riscv/monitor.c b/target/riscv/monitor.c\nindex 3f206b9fca5..1c90c779534 100644\n--- a/target/riscv/monitor.c\n+++ b/target/riscv/monitor.c\n@@ -26,6 +26,7 @@\n #include \"monitor/monitor.h\"\n #include \"monitor/hmp.h\"\n #include \"system/memory.h\"\n+#include \"internals.h\"\n \n #ifdef TARGET_RISCV64\n #define PTE_HEADER_FIELDS       \"vaddr            paddr            \"\\\n@@ -310,7 +311,8 @@ static bool reg_is_vreg(const char *name)\n     return false;\n }\n \n-int target_get_monitor_def(CPUState *cs, const char *name, uint64_t *pval)\n+int riscv_monitor_get_register_legacy(CPUState *cs, const char *name,\n+                                      uint64_t *pval)\n {\n     CPURISCVState *env = &RISCV_CPU(cs)->env;\n     target_ulong val = 0;\n","prefixes":["v2","12/27"]}