{"id":2221129,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2221129/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260407222208.271838-5-pierrick.bouvier@linaro.org/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.1/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260407222208.271838-5-pierrick.bouvier@linaro.org>","date":"2026-04-07T22:21:51","name":"[v11,04/21] target/arm/tcg/translate.h: remove TARGET_AARCH64","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"083101e3541b4dfd11c7dda574ab1a0bd6092766","submitter":{"id":85798,"url":"http://patchwork.ozlabs.org/api/1.1/people/85798/?format=json","name":"Pierrick Bouvier","email":"pierrick.bouvier@linaro.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260407222208.271838-5-pierrick.bouvier@linaro.org/mbox/","series":[{"id":499177,"url":"http://patchwork.ozlabs.org/api/1.1/series/499177/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=499177","date":"2026-04-07T22:21:55","name":"target/arm: single-binary","version":11,"mbox":"http://patchwork.ozlabs.org/series/499177/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2221129/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2221129/checks/","tags":{},"headers":{"Return-Path":"<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=qJfd5NFQ;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4frXww5rmRz1yD6\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 09 Apr 2026 05:21:20 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wAYMC-0005PQ-UA; Wed, 08 Apr 2026 15:14:36 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <pierrick.bouvier@linaro.org>)\n id 1wAYJc-0000pC-FM\n for qemu-devel@nongnu.org; Wed, 08 Apr 2026 15:11:52 -0400","from mail-pl1-x62b.google.com ([2607:f8b0:4864:20::62b])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <pierrick.bouvier@linaro.org>)\n id 1wAEoP-0000n6-1D\n for qemu-devel@nongnu.org; Tue, 07 Apr 2026 18:22:23 -0400","by mail-pl1-x62b.google.com with SMTP id\n d9443c01a7336-2b25cf1b5f0so36709365ad.3\n for <qemu-devel@nongnu.org>; Tue, 07 Apr 2026 15:22:20 -0700 (PDT)","from pc.taild8403c.ts.net (216-71-219-44.dyn.novuscom.net.\n [216.71.219.44]) by smtp.gmail.com with ESMTPSA id\n d9443c01a7336-2b274979d5csm180412065ad.38.2026.04.07.15.22.17\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Tue, 07 Apr 2026 15:22:17 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1775600539; x=1776205339; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=BpjBN/H+zc8vKXTIC1giYotC0A5eWy62SJygmBUlOkI=;\n b=qJfd5NFQbj1z7L4zI4ABhoCX+MmEHoXvORwdV7wmNSEeIFochIW9azDftkq3clxmnv\n DU5Vbz+yYnEKg+vKF69C01hlz7kNQPtjPjF/cavFLxRd4HqR0QYcniK+BHRFU+MmVWiV\n AbDQPwZtIs2plNGa423skHFalo68GoUO+iTDYle2SeJPDwXUxTt5sE3Ef+wAeXQj81mv\n DtmnW7OGCIL2NiMBlWCPh72LXxJtJiXJ10P6GWTMnnZrfL5fJLV5+osppmyfxE32meIv\n s5YUU0Dljb1XwQa0g3QDRBXt8T+2lUlLzxDoCQyy5HcDFwwywU/cbMy7myBskcaciXBD\n 2qFA==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1775600539; x=1776205339;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=BpjBN/H+zc8vKXTIC1giYotC0A5eWy62SJygmBUlOkI=;\n b=O5rPX+kVo+GJtdEzxZ5qDvPKoylRzkaIfqFbX/PDokIi+KRqPORMzJKXTOjPNiF6X9\n wxdV3jBRj4WslZ8POQ2OjNFyVp+73bBAyEZJldY8vB59mJF7OGbTcIIBkzOOeOdacjt3\n TOxsceCD6lhfVgnNh8NS6gm70cBAxTNiH5OYRGBns9Tc8QSmE0FhV/yC9Y2Ph9QsGZAs\n xZm3HIfFSwVxCsOga6v9xmY2m5pTApf7ZaL8Fqruhe33O41flHNpcaqG2MQtVWZDhtA1\n dqQmIIfRcCEsVMLWtiNm1j3j8zYuJJz/txel0S3IJFNaKIUlF+dSLwmTYnMagHLnKeDJ\n 745g==","X-Gm-Message-State":"AOJu0Yw9umWYjWsRaUbDGGSRRhodhdsv7WcOb3UjuE6hFe48B7LzGQZ1\n vFverh/1BHI5g+EFf++7Q1uypRzpnsU3SZz6uzQ3lCuTvs0yhwPEv+rjn941EE6zzxvQGI+guOB\n rGsDYK14=","X-Gm-Gg":"AeBDieu7PTHo0pGDaUhebEi6wtu+WMh2o7T7iH6Vs9h1k5QbQuH06HYowYaGkI0cwLS\n Iclg/Fu6cIZMHLKGfh7S15SUdCyl0/U+NgCzg2ncOvuUf6P0CgfXGg1QT487r3DZxPAVGrRbLD+\n y8+Szvea6YItLnqWDL7jAjAUb7Yg6wHhTnjQ2xb0dz46yJ/tN/o/oxDa7NwFt3QQPh7ZiBadRF3\n EHk3V6h3oK2rotZoOJvmIa68fVd+ZqrAGcKjwGAuGQ0kGwyombwIoVl40oo81UPx1LNqPXCiC2N\n /LwLpHARyp51BSk+FpWl4jYCnzrV9Z/Dqyk4q8VJJn8o7EUhMm+03RL5aBa3rlBFMeyTMSDeCuH\n AP+fMQHdgLXq4/68TVS33iZ1HwcpkoN5EBAXKQVo5973l7QOst32hWDuwRwphXzIkjKZLFUIcH3\n oV0R8DtYaXhkBwDfgxzFhauc/QXObxN8rOUCrDGwe+bwQiuh63U3++VBnAWpYGW5iV3rvoGUUyd\n CCG","X-Received":"by 2002:a17:902:b48c:b0:2ae:46b9:c653 with SMTP id\n d9443c01a7336-2b2817aecb1mr134979505ad.33.1775600539094;\n Tue, 07 Apr 2026 15:22:19 -0700 (PDT)","From":"Pierrick Bouvier <pierrick.bouvier@linaro.org>","To":"qemu-devel@nongnu.org","Cc":"philmd@linaro.org, jim.macarthur@linaro.org,\n Paolo Bonzini <pbonzini@redhat.com>,\n Richard Henderson <richard.henderson@linaro.org>, qemu-arm@nongnu.org,\n Pierrick Bouvier <pierrick.bouvier@linaro.org>,\n Peter Maydell <peter.maydell@linaro.org>","Subject":"[PATCH v11 04/21] target/arm/tcg/translate.h: remove TARGET_AARCH64","Date":"Tue,  7 Apr 2026 15:21:51 -0700","Message-ID":"<20260407222208.271838-5-pierrick.bouvier@linaro.org>","X-Mailer":"git-send-email 2.47.3","In-Reply-To":"<20260407222208.271838-1-pierrick.bouvier@linaro.org>","References":"<20260407222208.271838-1-pierrick.bouvier@linaro.org>","MIME-Version":"1.0","Content-Type":"text/plain; charset=UTF-8","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2607:f8b0:4864:20::62b;\n envelope-from=pierrick.bouvier@linaro.org; helo=mail-pl1-x62b.google.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development <qemu-devel.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>","List-Archive":"<https://lists.nongnu.org/archive/html/qemu-devel>","List-Post":"<mailto:qemu-devel@nongnu.org>","List-Help":"<mailto:qemu-devel-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"We need to stub a64_translate_init and gen_a64_update_pc.\nAt this point, we don't need to do anything for aarch64_translator_ops\nsince it's just an external symbol.\n\nWe can now include target/arm/tcg/translate.h from common code, since\nall target specific bits have been removed, or can be specialized with\nspecific defines.\n\nReviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>\nReviewed-by: Richard Henderson <richard.henderson@linaro.org>\nSigned-off-by: Pierrick Bouvier <pierrick.bouvier@linaro.org>\n---\n target/arm/tcg/translate.h | 10 ----------\n target/arm/tcg/stubs32.c   | 17 +++++++++++++++++\n target/arm/tcg/meson.build |  1 +\n 3 files changed, 18 insertions(+), 10 deletions(-)\n create mode 100644 target/arm/tcg/stubs32.c","diff":"diff --git a/target/arm/tcg/translate.h b/target/arm/tcg/translate.h\nindex e28eac54afb..77fdc5f3a17 100644\n--- a/target/arm/tcg/translate.h\n+++ b/target/arm/tcg/translate.h\n@@ -357,19 +357,9 @@ static inline int curr_insn_len(DisasContext *s)\n /* CPU state was modified dynamically; no need to exit, but do not chain. */\n #define DISAS_UPDATE_NOCHAIN  DISAS_TARGET_10\n \n-#ifdef TARGET_AARCH64\n void a64_translate_init(void);\n void gen_a64_update_pc(DisasContext *s, int64_t diff);\n extern const TranslatorOps aarch64_translator_ops;\n-#else\n-static inline void a64_translate_init(void)\n-{\n-}\n-\n-static inline void gen_a64_update_pc(DisasContext *s, int64_t diff)\n-{\n-}\n-#endif\n \n void arm_test_cc(DisasCompare *cmp, int cc);\n void arm_jump_cc(DisasCompare *cmp, TCGLabel *label);\ndiff --git a/target/arm/tcg/stubs32.c b/target/arm/tcg/stubs32.c\nnew file mode 100644\nindex 00000000000..c5a0bc61f47\n--- /dev/null\n+++ b/target/arm/tcg/stubs32.c\n@@ -0,0 +1,17 @@\n+/*\n+ * SPDX-License-Identifier: GPL-2.0-or-later\n+ */\n+\n+#include \"qemu/osdep.h\"\n+#include \"target/arm/tcg/translate.h\"\n+\n+\n+void gen_a64_update_pc(DisasContext *s, int64_t diff)\n+{\n+    g_assert_not_reached();\n+}\n+\n+void a64_translate_init(void)\n+{\n+    /* Don't initialize for 32 bits. Call site will be fixed later. */\n+}\ndiff --git a/target/arm/tcg/meson.build b/target/arm/tcg/meson.build\nindex 5f591560551..3e96c77df73 100644\n--- a/target/arm/tcg/meson.build\n+++ b/target/arm/tcg/meson.build\n@@ -21,6 +21,7 @@ gen_a32 = [\n \n arm_ss.add(gen_a32)\n arm_ss.add(when: 'TARGET_AARCH64', if_true: gen_a64)\n+arm_ss.add(when: 'TARGET_AARCH64', if_false: files('stubs32.c'))\n \n arm_ss.add(files(\n   'cpu32.c',\n","prefixes":["v11","04/21"]}