{"id":2220705,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2220705/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260407195922.196410-5-pierrick.bouvier@linaro.org/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.1/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260407195922.196410-5-pierrick.bouvier@linaro.org>","date":"2026-04-07T19:59:05","name":"[v10,04/21] target/arm/tcg/translate.h: remove TARGET_AARCH64","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"083101e3541b4dfd11c7dda574ab1a0bd6092766","submitter":{"id":85798,"url":"http://patchwork.ozlabs.org/api/1.1/people/85798/?format=json","name":"Pierrick Bouvier","email":"pierrick.bouvier@linaro.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260407195922.196410-5-pierrick.bouvier@linaro.org/mbox/","series":[{"id":499034,"url":"http://patchwork.ozlabs.org/api/1.1/series/499034/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=499034","date":"2026-04-07T19:59:01","name":"target/arm: single-binary","version":10,"mbox":"http://patchwork.ozlabs.org/series/499034/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2220705/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2220705/checks/","tags":{},"headers":{"Return-Path":"<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=nNapWmkH;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists.gnu.org (lists.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fqxr62JTMz1yGM\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 08 Apr 2026 06:00:06 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wACaO-00044u-Ka; Tue, 07 Apr 2026 15:59:44 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <pierrick.bouvier@linaro.org>)\n id 1wACaH-0003xW-Bn\n for qemu-devel@nongnu.org; Tue, 07 Apr 2026 15:59:37 -0400","from mail-pj1-x1033.google.com ([2607:f8b0:4864:20::1033])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <pierrick.bouvier@linaro.org>)\n id 1wACaF-0007JL-Ka\n for qemu-devel@nongnu.org; Tue, 07 Apr 2026 15:59:36 -0400","by mail-pj1-x1033.google.com with SMTP id\n 98e67ed59e1d1-35d932cc948so3255980a91.2\n for <qemu-devel@nongnu.org>; Tue, 07 Apr 2026 12:59:35 -0700 (PDT)","from pc.taild8403c.ts.net (216-71-219-44.dyn.novuscom.net.\n [216.71.219.44]) by smtp.gmail.com with ESMTPSA id\n 98e67ed59e1d1-35e27c9855csm126911a91.3.2026.04.07.12.59.33\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Tue, 07 Apr 2026 12:59:33 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1775591974; x=1776196774; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=BpjBN/H+zc8vKXTIC1giYotC0A5eWy62SJygmBUlOkI=;\n b=nNapWmkHYA9gcMW77wSnA4XxFyzJsPTAYy5VlLeTf+Ol3CY49aebZejiVvwsCj87qW\n zFp3U8pBB150yRtnFzv+r4BfX6BJ+zhrLerMveob1NoBSAp2oQMr+DlHdHG915GP50aa\n 3g+13+uc1W00dSESrzeWfmgmPsWc7Y+FuUHd+rzRtanAs4Jh/zjdHZVkpW35dJHDPsG/\n eiNfuOqRCAe/+OyN+uQ9ln8i8DrwZ3pcqo0ab6ttP8R6dJynMVq+LDYxf7O9Kys7qClE\n 0vzJLBgyc96PcB6ptYCEkP7bwnx/pHBapWAaTkxfP6n+OedSN6GWruDTnrpYMK1jiwjT\n Iilw==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1775591974; x=1776196774;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=BpjBN/H+zc8vKXTIC1giYotC0A5eWy62SJygmBUlOkI=;\n b=aQy8ejsT3CG7DaRsayEWA8raH/tWzQ6/3Y9I6+/ZNdc6FarV6vQV3HncZZPMVVId8x\n 5b4RZJgJA3oNdRKgT8q1FCo5z5vcXudXhfZA6YontMyb6xmfOF6rkcgE6X/5nKXo61K+\n ZZE+6I5iv/PmTk85bSJb2K5b1TqbC6Yn7qp3um9wjgW6ERE1pS20Em1OpOWld36SlJMj\n /2KQV0Xfg4ynDD0Dq+HhC9yT2zu0G93q5yFRdRN5ZdcjFAklabZQ8EvyRnuFQXWrbfvd\n Q+6OeQ8V+qExmtkoefJLu2zbcKbtLmFoaPhofXR4yEH/1T9942fkoch0g2d+jrKchDNb\n RGOA==","X-Gm-Message-State":"AOJu0Yz+Yl1aIWc0HZP6vyABOatHyGkUOw9ccifXEAXjjwBuLOsRcC56\n 7lpCKG9tmijGtbmURiaqRp6vCbvzQUalGlCqelhArOle9Pfi5FcbAs7tRLJgnv/bnEwh/vD9N1K\n WZTamHls=","X-Gm-Gg":"AeBDieu7KgTb+2QLeKMmEbSJmANfu5zRk9gEiPh3OjvXtbcUDf5VHuHtWmGX5g4FcOD\n CaZnhR6wfJr9uW5kniPPf2izl55D85t+44qfVPY1J736ivLV7QgEX7it9t0Ma+2wzoomrb5SqHv\n YvXBL322Kac2CC9kSAm5eYXtfDgDZ/ofVpU41rxOkM5w60xKkqgRuES885Zqr1U2KPPdJB2tTVW\n Jsu2uVVFaCJjiIJQKuMAsIyWWfn4Cikm23Wx+EGbKWwd+MT3xhDh+ffokFJiBk22ExS0eCwG4t2\n 1EtnyuJ6spJryA0SaLZ1KaTzu1cjZ+ii22iHCGmscQ96SKWJxSzR+iam23YrwJi9cWYDX8rKaT9\n Phh7f0brO28Q9MOm0uCEWMXSGjju/ljL6WfSX8AgxVyQgnq7ji9wNqv+v1xsIH/ATjeB8yTrGai\n BZeIQdxZQO0Bw0qj/FGdLZ9rsVJAQ4FAhSZAmzUc6jaMohgIdtnQtV2whsnAbTeXDpVD1xje0Pb\n Yg6","X-Received":"by 2002:a17:90b:2b4d:b0:35b:a8cf:7969 with SMTP id\n 98e67ed59e1d1-35de687180emr17904131a91.11.1775591974131;\n Tue, 07 Apr 2026 12:59:34 -0700 (PDT)","From":"Pierrick Bouvier <pierrick.bouvier@linaro.org>","To":"qemu-devel@nongnu.org","Cc":"Peter Maydell <peter.maydell@linaro.org>, jim.macarthur@linaro.org,\n Richard Henderson <richard.henderson@linaro.org>, philmd@linaro.org,\n Pierrick Bouvier <pierrick.bouvier@linaro.org>, qemu-arm@nongnu.org,\n Paolo Bonzini <pbonzini@redhat.com>","Subject":"[PATCH v10 04/21] target/arm/tcg/translate.h: remove TARGET_AARCH64","Date":"Tue,  7 Apr 2026 12:59:05 -0700","Message-ID":"<20260407195922.196410-5-pierrick.bouvier@linaro.org>","X-Mailer":"git-send-email 2.47.3","In-Reply-To":"<20260407195922.196410-1-pierrick.bouvier@linaro.org>","References":"<20260407195922.196410-1-pierrick.bouvier@linaro.org>","MIME-Version":"1.0","Content-Type":"text/plain; charset=UTF-8","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2607:f8b0:4864:20::1033;\n envelope-from=pierrick.bouvier@linaro.org; helo=mail-pj1-x1033.google.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development <qemu-devel.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>","List-Archive":"<https://lists.nongnu.org/archive/html/qemu-devel>","List-Post":"<mailto:qemu-devel@nongnu.org>","List-Help":"<mailto:qemu-devel-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"We need to stub a64_translate_init and gen_a64_update_pc.\nAt this point, we don't need to do anything for aarch64_translator_ops\nsince it's just an external symbol.\n\nWe can now include target/arm/tcg/translate.h from common code, since\nall target specific bits have been removed, or can be specialized with\nspecific defines.\n\nReviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>\nReviewed-by: Richard Henderson <richard.henderson@linaro.org>\nSigned-off-by: Pierrick Bouvier <pierrick.bouvier@linaro.org>\n---\n target/arm/tcg/translate.h | 10 ----------\n target/arm/tcg/stubs32.c   | 17 +++++++++++++++++\n target/arm/tcg/meson.build |  1 +\n 3 files changed, 18 insertions(+), 10 deletions(-)\n create mode 100644 target/arm/tcg/stubs32.c","diff":"diff --git a/target/arm/tcg/translate.h b/target/arm/tcg/translate.h\nindex e28eac54afb..77fdc5f3a17 100644\n--- a/target/arm/tcg/translate.h\n+++ b/target/arm/tcg/translate.h\n@@ -357,19 +357,9 @@ static inline int curr_insn_len(DisasContext *s)\n /* CPU state was modified dynamically; no need to exit, but do not chain. */\n #define DISAS_UPDATE_NOCHAIN  DISAS_TARGET_10\n \n-#ifdef TARGET_AARCH64\n void a64_translate_init(void);\n void gen_a64_update_pc(DisasContext *s, int64_t diff);\n extern const TranslatorOps aarch64_translator_ops;\n-#else\n-static inline void a64_translate_init(void)\n-{\n-}\n-\n-static inline void gen_a64_update_pc(DisasContext *s, int64_t diff)\n-{\n-}\n-#endif\n \n void arm_test_cc(DisasCompare *cmp, int cc);\n void arm_jump_cc(DisasCompare *cmp, TCGLabel *label);\ndiff --git a/target/arm/tcg/stubs32.c b/target/arm/tcg/stubs32.c\nnew file mode 100644\nindex 00000000000..c5a0bc61f47\n--- /dev/null\n+++ b/target/arm/tcg/stubs32.c\n@@ -0,0 +1,17 @@\n+/*\n+ * SPDX-License-Identifier: GPL-2.0-or-later\n+ */\n+\n+#include \"qemu/osdep.h\"\n+#include \"target/arm/tcg/translate.h\"\n+\n+\n+void gen_a64_update_pc(DisasContext *s, int64_t diff)\n+{\n+    g_assert_not_reached();\n+}\n+\n+void a64_translate_init(void)\n+{\n+    /* Don't initialize for 32 bits. Call site will be fixed later. */\n+}\ndiff --git a/target/arm/tcg/meson.build b/target/arm/tcg/meson.build\nindex 5f591560551..3e96c77df73 100644\n--- a/target/arm/tcg/meson.build\n+++ b/target/arm/tcg/meson.build\n@@ -21,6 +21,7 @@ gen_a32 = [\n \n arm_ss.add(gen_a32)\n arm_ss.add(when: 'TARGET_AARCH64', if_true: gen_a64)\n+arm_ss.add(when: 'TARGET_AARCH64', if_false: files('stubs32.c'))\n \n arm_ss.add(files(\n   'cpu32.c',\n","prefixes":["v10","04/21"]}