{"id":2220356,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2220356/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260407022748.57629-2-pierrick.bouvier@linaro.org/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.1/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260407022748.57629-2-pierrick.bouvier@linaro.org>","date":"2026-04-07T02:27:29","name":"[v9,01/20] include/tcg/tcg-op: extract memory operations to tcg-op-mem.h","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"c1b1dd5e6036f9fabb4d1d4acada93eb64651011","submitter":{"id":85798,"url":"http://patchwork.ozlabs.org/api/1.1/people/85798/?format=json","name":"Pierrick Bouvier","email":"pierrick.bouvier@linaro.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260407022748.57629-2-pierrick.bouvier@linaro.org/mbox/","series":[{"id":498907,"url":"http://patchwork.ozlabs.org/api/1.1/series/498907/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=498907","date":"2026-04-07T02:27:28","name":"target/arm: single-binary","version":9,"mbox":"http://patchwork.ozlabs.org/series/498907/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2220356/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2220356/checks/","tags":{},"headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=twVdrtYE;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists.gnu.org (lists.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fqVYL1vY1z1yD3\n\tfor ; Tue, 07 Apr 2026 12:30:46 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from )\n\tid 1w9wAg-0007Ui-1a; Mon, 06 Apr 2026 22:28:06 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from )\n id 1w9wAd-0007Tf-VO\n for qemu-devel@nongnu.org; Mon, 06 Apr 2026 22:28:04 -0400","from mail-pg1-x52f.google.com ([2607:f8b0:4864:20::52f])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from )\n id 1w9wAZ-0006w9-IU\n for qemu-devel@nongnu.org; Mon, 06 Apr 2026 22:28:02 -0400","by mail-pg1-x52f.google.com with SMTP id\n 41be03b00d2f7-c76b6abdb73so3217317a12.1\n for ; Mon, 06 Apr 2026 19:27:58 -0700 (PDT)","from pc.taild8403c.ts.net (216-71-219-44.dyn.novuscom.net.\n [216.71.219.44]) by smtp.gmail.com with ESMTPSA id\n d9443c01a7336-2b2749794e8sm161423685ad.53.2026.04.06.19.27.56\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Mon, 06 Apr 2026 19:27:57 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1775528878; x=1776133678; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=zw7oDmqglvqKl8+MyBKQqhDwyqmly7OMJWrGEtetrjU=;\n b=twVdrtYEWZWts2Pd4SxzbzNfot4kpDWMu+XiT3WzXgTly+9UF9od+MpcP31W7DffMy\n YaAtZN3Fd1RLu8R0RMFZs4q8zcQCEA9yTSnam5988R7RMvLsgb1J7Y3GwztoWFzgQZrv\n iXhA3wro38mMCP82QvzMd23PKptMkoOUCr/331Nb+EAiB/8svDjQnsXi7VIuRVRxD4Ic\n eu/ufZYBE4iBf6+91KXYtO1nEEDHF3tmijuN/+UfyONbuiuAWzngoA7A7GeFHt1gFolq\n 5YdtQTPixGZEr1DTsZjMnGi4lcGjwF/U0GlxBZ+qEvHBgbpoQL3AozcLaSb6Ou9DkxN4\n wdfA==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1775528878; x=1776133678;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=zw7oDmqglvqKl8+MyBKQqhDwyqmly7OMJWrGEtetrjU=;\n b=cuBu+WaGnSrHTMAu9RpTIpS1F4yhjutwQXJseDYM5YTc48kRgZ9VqlSB5pT0nDpcCF\n u7Dot5ILbNMmRo0W+RBZN93nZYwz4PQt22WT11PbqmvzXcuq8vrk0oX64MyTcBzN59cg\n r1hN3VXXc3MxIdV2UD7pOfm48oXndnsbgbmINTjJsHeQjYhW31gAI7hsiLv+dKm9eEca\n zHK4aNO74/teDH8ftLPe7QzJNMIaCKzjVt0cBMTO4AANlREg389tUg8FTlTICGU+tREa\n 6IpGzwqTyjxZDj/sHeoSBRo5xshyLC5EQhrKm6YRIzyl91IIeY8UbAqK94SMZghV0iJg\n KyUQ==","X-Gm-Message-State":"AOJu0YwAHLEgB43H0hXxzWbBha0Q6rFm953t+we6vmrmOC2Yf+vYk1OK\n /jI5y5M9co3fhifdSD12EBkVVRRfvhejEX99cvSsC9NMaXYSwcLjO/fO3TbzBIluLcBGNwbHrem\n oK7A5CzwWnw==","X-Gm-Gg":"AeBDievgszF5dGJrWukkVug2CtoTqONvW4v9lGVVKF+Pcx5foVSCzgy5ZRJIoJaikXj\n x0WAh13UUCb9q5JowkaCdPBVBFlnUtvjtZRAYni1zJ+c0KrwRf3cY1aQcz2EElztUN9EZwZ04EM\n Sc9KzSnQICio8CAvIXWsB122OybmGUKtoEydze4V1kjVYZbeAfxyomvn2cB/sxS9gpqSEb4Hq+L\n kjSYeLTwGlwFPLVoSeNfUQSIekRNjLCJHaxn5vT5FML3yt/2gbN/pQAagqkwfAG/zYiuI0D9sE5\n 7AbPhdWrYCQ3v2sXxKw7504V5hzG2N5FfwVSiY3oa5V/i015MPHii0E06322VN44I364gMwzjc4\n w/MkrlXtAJ7JnsLmptU86Oxr4eBf4InPcvI2ePq2TIEAKLKIFV7Prte0HSmBqvt+xSxuuoeCFRZ\n Dfv7icKgg+r02/2DCOERYtU/sxsc1vZCPoVIdIru8eOW4+6vd71La5wHqczvbzbfvvLpI1ntrOI\n tbE","X-Received":"by 2002:a17:903:4b28:b0:2b0:6829:9414 with SMTP id\n d9443c01a7336-2b2817070dbmr139791115ad.8.1775528877659;\n Mon, 06 Apr 2026 19:27:57 -0700 (PDT)","From":"Pierrick Bouvier ","To":"qemu-devel@nongnu.org","Cc":"philmd@linaro.org, Paolo Bonzini ,\n Peter Maydell ,\n Richard Henderson ,\n Pierrick Bouvier , jim.macarthur@linaro.org,\n qemu-arm@nongnu.org","Subject":"[PATCH v9 01/20] include/tcg/tcg-op: extract memory operations to\n tcg-op-mem.h","Date":"Mon, 6 Apr 2026 19:27:29 -0700","Message-ID":"<20260407022748.57629-2-pierrick.bouvier@linaro.org>","X-Mailer":"git-send-email 2.47.3","In-Reply-To":"<20260407022748.57629-1-pierrick.bouvier@linaro.org>","References":"<20260407022748.57629-1-pierrick.bouvier@linaro.org>","MIME-Version":"1.0","Content-Type":"text/plain; charset=UTF-8","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2607:f8b0:4864:20::52f;\n envelope-from=pierrick.bouvier@linaro.org; helo=mail-pg1-x52f.google.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development ","List-Unsubscribe":",\n ","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n ","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"This new header defines a new type for target virtual address,\nindependent from TCGv and is parameterized by a new define\nTCG_ADDRESS_BITS (name was suggested by Paolo instead of\nTARGET_ADDRESS_BITS).\n\nBy default, tcg-op.h include set this define to TARGET_LONG_BITS, but\nit's also possible to include only tcg-op-common.h and tcg-op-mem.h and\nset TCG_ADDRESS_BITS manually, which is what next commits will do.\n\nWe preserve existing MIT license when extracting this new header.\n\nImplemented from:\nhttps://lore.kernel.org/qemu-devel/a68321f0-3d54-4909-864c-9793cda05b2a@linaro.org/\n\nSuggested-by: Richard Henderson \nReviewed-by: Philippe Mathieu-Daudé \nTested-by: Philippe Mathieu-Daudé \nReviewed-by: Richard Henderson \nSigned-off-by: Pierrick Bouvier \n---\n include/tcg/tcg-op-mem.h | 126 +++++++++++++++++++++++++++++++++++++++\n include/tcg/tcg-op.h | 100 +------------------------------\n 2 files changed, 129 insertions(+), 97 deletions(-)\n create mode 100644 include/tcg/tcg-op-mem.h","diff":"diff --git a/include/tcg/tcg-op-mem.h b/include/tcg/tcg-op-mem.h\nnew file mode 100644\nindex 00000000000..36931d1dd57\n--- /dev/null\n+++ b/include/tcg/tcg-op-mem.h\n@@ -0,0 +1,126 @@\n+/* SPDX-License-Identifier: MIT */\n+/*\n+ * Target dependent memory related functions.\n+ *\n+ * Copyright (c) 2008 Fabrice Bellard\n+ */\n+\n+#ifndef TCG_TCG_OP_MEM_H\n+#define TCG_TCG_OP_MEM_H\n+\n+#ifndef TCG_ADDRESS_BITS\n+#error TCG_ADDRESS_BITS must be defined\n+#endif\n+\n+#if TCG_ADDRESS_BITS == 32\n+typedef TCGv_i32 TCGv_va;\n+#define TCG_TYPE_VA TCG_TYPE_I32\n+#define tcgv_va_temp tcgv_i32_temp\n+#define tcgv_va_temp_new tcg_temp_new_i32\n+#elif TCG_ADDRESS_BITS == 64\n+typedef TCGv_i64 TCGv_va;\n+#define TCG_TYPE_VA TCG_TYPE_I64\n+#define tcgv_va_temp tcgv_i64_temp\n+#define tcgv_va_temp_new tcg_temp_new_i64\n+#else\n+#error\n+#endif\n+\n+static inline void\n+tcg_gen_qemu_ld_i32(TCGv_i32 v, TCGv_va a, TCGArg i, MemOp m)\n+{\n+ tcg_gen_qemu_ld_i32_chk(v, tcgv_va_temp(a), i, m, TCG_TYPE_VA);\n+}\n+\n+static inline void\n+tcg_gen_qemu_st_i32(TCGv_i32 v, TCGv_va a, TCGArg i, MemOp m)\n+{\n+ tcg_gen_qemu_st_i32_chk(v, tcgv_va_temp(a), i, m, TCG_TYPE_VA);\n+}\n+\n+static inline void\n+tcg_gen_qemu_ld_i64(TCGv_i64 v, TCGv_va a, TCGArg i, MemOp m)\n+{\n+ tcg_gen_qemu_ld_i64_chk(v, tcgv_va_temp(a), i, m, TCG_TYPE_VA);\n+}\n+\n+static inline void\n+tcg_gen_qemu_st_i64(TCGv_i64 v, TCGv_va a, TCGArg i, MemOp m)\n+{\n+ tcg_gen_qemu_st_i64_chk(v, tcgv_va_temp(a), i, m, TCG_TYPE_VA);\n+}\n+\n+static inline void\n+tcg_gen_qemu_ld_i128(TCGv_i128 v, TCGv_va a, TCGArg i, MemOp m)\n+{\n+ tcg_gen_qemu_ld_i128_chk(v, tcgv_va_temp(a), i, m, TCG_TYPE_VA);\n+}\n+\n+static inline void\n+tcg_gen_qemu_st_i128(TCGv_i128 v, TCGv_va a, TCGArg i, MemOp m)\n+{\n+ tcg_gen_qemu_st_i128_chk(v, tcgv_va_temp(a), i, m, TCG_TYPE_VA);\n+}\n+\n+#define DEF_ATOMIC2(N, S) \\\n+ static inline void N##_##S(TCGv_##S r, TCGv_va a, TCGv_##S v, \\\n+ TCGArg i, MemOp m) \\\n+ { N##_##S##_chk(r, tcgv_va_temp(a), v, i, m, TCG_TYPE_VA); }\n+\n+#define DEF_ATOMIC3(N, S) \\\n+ static inline void N##_##S(TCGv_##S r, TCGv_va a, TCGv_##S o, \\\n+ TCGv_##S n, TCGArg i, MemOp m) \\\n+ { N##_##S##_chk(r, tcgv_va_temp(a), o, n, i, m, TCG_TYPE_VA); }\n+\n+DEF_ATOMIC3(tcg_gen_atomic_cmpxchg, i32)\n+DEF_ATOMIC3(tcg_gen_atomic_cmpxchg, i64)\n+DEF_ATOMIC3(tcg_gen_atomic_cmpxchg, i128)\n+\n+DEF_ATOMIC3(tcg_gen_nonatomic_cmpxchg, i32)\n+DEF_ATOMIC3(tcg_gen_nonatomic_cmpxchg, i64)\n+DEF_ATOMIC3(tcg_gen_nonatomic_cmpxchg, i128)\n+\n+DEF_ATOMIC2(tcg_gen_atomic_xchg, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_xchg, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_xchg, i128)\n+\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_add, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_add, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_and, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_and, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_and, i128)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_or, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_or, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_or, i128)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_xor, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_xor, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_smin, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_smin, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_umin, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_umin, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_smax, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_smax, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_umax, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_umax, i64)\n+\n+DEF_ATOMIC2(tcg_gen_atomic_add_fetch, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_add_fetch, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_and_fetch, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_and_fetch, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_or_fetch, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_or_fetch, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_xor_fetch, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_xor_fetch, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_smin_fetch, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_smin_fetch, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_umin_fetch, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_umin_fetch, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_smax_fetch, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_smax_fetch, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_umax_fetch, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_umax_fetch, i64)\n+\n+#undef DEF_ATOMIC2\n+#undef DEF_ATOMIC3\n+\n+#endif /* TCG_TCG_OP_MEM_H */\ndiff --git a/include/tcg/tcg-op.h b/include/tcg/tcg-op.h\nindex 7024be938e6..96a5af1a298 100644\n--- a/include/tcg/tcg-op.h\n+++ b/include/tcg/tcg-op.h\n@@ -16,6 +16,9 @@\n #error must include QEMU headers\n #endif\n \n+#define TCG_ADDRESS_BITS TARGET_LONG_BITS\n+#include \"tcg/tcg-op-mem.h\"\n+\n #if TARGET_LONG_BITS == 32\n # define TCG_TYPE_TL TCG_TYPE_I32\n #elif TARGET_LONG_BITS == 64\n@@ -46,103 +49,6 @@ typedef TCGv_i64 TCGv;\n #error Unhandled TARGET_LONG_BITS value\n #endif\n \n-static inline void\n-tcg_gen_qemu_ld_i32(TCGv_i32 v, TCGv a, TCGArg i, MemOp m)\n-{\n- tcg_gen_qemu_ld_i32_chk(v, tcgv_tl_temp(a), i, m, TCG_TYPE_TL);\n-}\n-\n-static inline void\n-tcg_gen_qemu_st_i32(TCGv_i32 v, TCGv a, TCGArg i, MemOp m)\n-{\n- tcg_gen_qemu_st_i32_chk(v, tcgv_tl_temp(a), i, m, TCG_TYPE_TL);\n-}\n-\n-static inline void\n-tcg_gen_qemu_ld_i64(TCGv_i64 v, TCGv a, TCGArg i, MemOp m)\n-{\n- tcg_gen_qemu_ld_i64_chk(v, tcgv_tl_temp(a), i, m, TCG_TYPE_TL);\n-}\n-\n-static inline void\n-tcg_gen_qemu_st_i64(TCGv_i64 v, TCGv a, TCGArg i, MemOp m)\n-{\n- tcg_gen_qemu_st_i64_chk(v, tcgv_tl_temp(a), i, m, TCG_TYPE_TL);\n-}\n-\n-static inline void\n-tcg_gen_qemu_ld_i128(TCGv_i128 v, TCGv a, TCGArg i, MemOp m)\n-{\n- tcg_gen_qemu_ld_i128_chk(v, tcgv_tl_temp(a), i, m, TCG_TYPE_TL);\n-}\n-\n-static inline void\n-tcg_gen_qemu_st_i128(TCGv_i128 v, TCGv a, TCGArg i, MemOp m)\n-{\n- tcg_gen_qemu_st_i128_chk(v, tcgv_tl_temp(a), i, m, TCG_TYPE_TL);\n-}\n-\n-#define DEF_ATOMIC2(N, S) \\\n- static inline void N##_##S(TCGv_##S r, TCGv a, TCGv_##S v, \\\n- TCGArg i, MemOp m) \\\n- { N##_##S##_chk(r, tcgv_tl_temp(a), v, i, m, TCG_TYPE_TL); }\n-\n-#define DEF_ATOMIC3(N, S) \\\n- static inline void N##_##S(TCGv_##S r, TCGv a, TCGv_##S o, \\\n- TCGv_##S n, TCGArg i, MemOp m) \\\n- { N##_##S##_chk(r, tcgv_tl_temp(a), o, n, i, m, TCG_TYPE_TL); }\n-\n-DEF_ATOMIC3(tcg_gen_atomic_cmpxchg, i32)\n-DEF_ATOMIC3(tcg_gen_atomic_cmpxchg, i64)\n-DEF_ATOMIC3(tcg_gen_atomic_cmpxchg, i128)\n-\n-DEF_ATOMIC3(tcg_gen_nonatomic_cmpxchg, i32)\n-DEF_ATOMIC3(tcg_gen_nonatomic_cmpxchg, i64)\n-DEF_ATOMIC3(tcg_gen_nonatomic_cmpxchg, i128)\n-\n-DEF_ATOMIC2(tcg_gen_atomic_xchg, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_xchg, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_xchg, i128)\n-\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_add, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_add, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_and, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_and, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_and, i128)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_or, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_or, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_or, i128)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_xor, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_xor, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_smin, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_smin, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_umin, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_umin, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_smax, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_smax, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_umax, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_umax, i64)\n-\n-DEF_ATOMIC2(tcg_gen_atomic_add_fetch, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_add_fetch, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_and_fetch, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_and_fetch, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_or_fetch, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_or_fetch, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_xor_fetch, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_xor_fetch, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_smin_fetch, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_smin_fetch, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_umin_fetch, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_umin_fetch, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_smax_fetch, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_smax_fetch, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_umax_fetch, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_umax_fetch, i64)\n-\n-#undef DEF_ATOMIC2\n-#undef DEF_ATOMIC3\n-\n #if TARGET_LONG_BITS == 64\n #define tcg_gen_movi_tl tcg_gen_movi_i64\n #define tcg_gen_mov_tl tcg_gen_mov_i64\n","prefixes":["v9","01/20"]}