{"id":2220237,"url":"http://patchwork.ozlabs.org/api/1.1/patches/2220237/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260406182609.193886-2-pierrick.bouvier@linaro.org/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.1/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260406182609.193886-2-pierrick.bouvier@linaro.org>","date":"2026-04-06T18:25:50","name":"[v8,01/20] include/tcg/tcg-op: extract memory operations to tcg-op-mem.h","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"c1b1dd5e6036f9fabb4d1d4acada93eb64651011","submitter":{"id":85798,"url":"http://patchwork.ozlabs.org/api/1.1/people/85798/?format=json","name":"Pierrick Bouvier","email":"pierrick.bouvier@linaro.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260406182609.193886-2-pierrick.bouvier@linaro.org/mbox/","series":[{"id":498886,"url":"http://patchwork.ozlabs.org/api/1.1/series/498886/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=498886","date":"2026-04-06T18:25:52","name":"target/arm: single-binary","version":8,"mbox":"http://patchwork.ozlabs.org/series/498886/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2220237/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2220237/checks/","tags":{},"headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=dUHi+be4;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists.gnu.org (lists.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fqHqD3RWRz1yFt\n\tfor ; Tue, 07 Apr 2026 04:27:04 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from )\n\tid 1w9oeW-0007Jd-R6; Mon, 06 Apr 2026 14:26:24 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from )\n id 1w9oeT-0007IE-RR\n for qemu-devel@nongnu.org; Mon, 06 Apr 2026 14:26:22 -0400","from mail-pg1-x52a.google.com ([2607:f8b0:4864:20::52a])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from )\n id 1w9oeR-0002KU-Fu\n for qemu-devel@nongnu.org; Mon, 06 Apr 2026 14:26:21 -0400","by mail-pg1-x52a.google.com with SMTP id\n 41be03b00d2f7-c70e27e2b74so1219774a12.0\n for ; Mon, 06 Apr 2026 11:26:19 -0700 (PDT)","from pc.taild8403c.ts.net (216-71-219-44.dyn.novuscom.net.\n [216.71.219.44]) by smtp.gmail.com with ESMTPSA id\n 41be03b00d2f7-c76c6561fe9sm12765080a12.15.2026.04.06.11.26.17\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Mon, 06 Apr 2026 11:26:17 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1775499978; x=1776104778; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=zw7oDmqglvqKl8+MyBKQqhDwyqmly7OMJWrGEtetrjU=;\n b=dUHi+be4OwLq8I1g5BwMTm9CF6IX1Z7HhI0lh9Y72/QkisXAYO+XeUSTmg8LnBw6pp\n oVSwyCbBCmpBWSwsHHLeE+ajAXaHtYoWuWqX/KZRepOJ3KAqMLUdQkGioqChDO8cLk+F\n JkokJKuFlNL9fufh6vF2XGipWIE5G0lZQ5VogiV72Yq9H9r/IEn73cuDbIFGSwl+9SKW\n Qtk5aWLMT86YJ7YYgx8iDssg8Ltj4mA8BMlmVRl8VOdE9LkFjgdFhzQ6biHjZCuZ7Be3\n 7JcpDzpu9XThqITJB/fHbN1ANrYntq8SjTizvEKLxbvL9vYHUAlh1FzsYtcYxqBOZSYg\n ZPYw==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1775499978; x=1776104778;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=zw7oDmqglvqKl8+MyBKQqhDwyqmly7OMJWrGEtetrjU=;\n b=I1FSLHaUhSUgmctW+0j0U3iojhlCB9qbw9Jnt3WFdBfNw9xt8hB7g1XN8oI+ucl5gf\n PIkQcRhqA92JwAiHtxPIsYAWJFXIddDIUoVm14wtbTB8j70LBehYfsFI3t4ef3k3AdJG\n Rw09DlsxHIqtf1UuY6Je0qnIeCsMhCy64MviSS9EgDAJkMHNf1NNqY5m6rv4Ip52lvYQ\n /CkZ8IqmDzDagPFeX+H399gPWmJKREMOUjJS3fSyzDUVZdmUOT446d6GcGqd60OXRYZI\n bKM8GijTFb0aZPVjvngTE3N91UZ06MJBvhhwOmqJzhJErUHrWt4CrdHu7ZqnPd5gfTrh\n rwwQ==","X-Gm-Message-State":"AOJu0Yz4PagHh2Vn4OeqKn3kZcZXjBmoMI8l7hS2y+7aEsz5DnTWITcW\n YrqplrlYhBHYU8P3DHue1W13zqAuobH/NZs2MhDMak0UNTt78hXFBl19IzXFhuxS3vbW5FjjhOl\n WSjVUmfTnig==","X-Gm-Gg":"AeBDietsyy/CRndiOavX9XB4IoCPR6wlA1ySoHvGA3oMug66uvGno3uwaXkDJq5iC2l\n CSlazp/EOJ5/DwqBgL0AsgEhldGUXTZ+ugetI0w00PH8Ztieu1E0tTLge+00MiJZOyGRzmmfNNr\n rNgBy3DVwzP6N98+a4pO/u3uNJwDOGw2Lw4Z5S3i9v8Ywhj9OIRVVIJ9JcxGijDcHYjtB6UFkVB\n 19DpYcfLtmYYoJriwEa3XeO2xugVADCUqKgn6y900gcq2mu/DFQlYFH1QETMu+rMu7ZB30srnoj\n uRQSYiGhxAOD9XCqWaxKBKMSdjvDlv3RtsazKigdxhWprYETLMgCkzzGPLOEYOdeLFMyh41ZHk4\n 8vZX+BZ9f2RESLsG2CuLwKtsI963LQ6FGnHbeVfRhOc00lbGp8sAlPZ+CuTtb8iDhiTo9w4gUsy\n EKDT5++8rVOvMgMUsR0tJLpGeuuluG21FdAszDQOJfEa5hcblY3h2aqhXbzsNkuHKaIMVcQGKOj\n 9pQ","X-Received":"by 2002:a05:6a20:2595:b0:398:8d38:c60c with SMTP id\n adf61e73a8af0-39f2f0c9432mr13447252637.55.1775499977875;\n Mon, 06 Apr 2026 11:26:17 -0700 (PDT)","From":"Pierrick Bouvier ","To":"qemu-devel@nongnu.org","Cc":"Peter Maydell ,\n Richard Henderson , jim.macarthur@linaro.org,\n Pierrick Bouvier ,\n Paolo Bonzini , philmd@linaro.org, qemu-arm@nongnu.org","Subject":"[PATCH v8 01/20] include/tcg/tcg-op: extract memory operations to\n tcg-op-mem.h","Date":"Mon, 6 Apr 2026 11:25:50 -0700","Message-ID":"<20260406182609.193886-2-pierrick.bouvier@linaro.org>","X-Mailer":"git-send-email 2.47.3","In-Reply-To":"<20260406182609.193886-1-pierrick.bouvier@linaro.org>","References":"<20260406182609.193886-1-pierrick.bouvier@linaro.org>","MIME-Version":"1.0","Content-Type":"text/plain; charset=UTF-8","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2607:f8b0:4864:20::52a;\n envelope-from=pierrick.bouvier@linaro.org; helo=mail-pg1-x52a.google.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development ","List-Unsubscribe":",\n ","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n ","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"This new header defines a new type for target virtual address,\nindependent from TCGv and is parameterized by a new define\nTCG_ADDRESS_BITS (name was suggested by Paolo instead of\nTARGET_ADDRESS_BITS).\n\nBy default, tcg-op.h include set this define to TARGET_LONG_BITS, but\nit's also possible to include only tcg-op-common.h and tcg-op-mem.h and\nset TCG_ADDRESS_BITS manually, which is what next commits will do.\n\nWe preserve existing MIT license when extracting this new header.\n\nImplemented from:\nhttps://lore.kernel.org/qemu-devel/a68321f0-3d54-4909-864c-9793cda05b2a@linaro.org/\n\nSuggested-by: Richard Henderson \nReviewed-by: Philippe Mathieu-Daudé \nTested-by: Philippe Mathieu-Daudé \nReviewed-by: Richard Henderson \nSigned-off-by: Pierrick Bouvier \n---\n include/tcg/tcg-op-mem.h | 126 +++++++++++++++++++++++++++++++++++++++\n include/tcg/tcg-op.h | 100 +------------------------------\n 2 files changed, 129 insertions(+), 97 deletions(-)\n create mode 100644 include/tcg/tcg-op-mem.h","diff":"diff --git a/include/tcg/tcg-op-mem.h b/include/tcg/tcg-op-mem.h\nnew file mode 100644\nindex 00000000000..36931d1dd57\n--- /dev/null\n+++ b/include/tcg/tcg-op-mem.h\n@@ -0,0 +1,126 @@\n+/* SPDX-License-Identifier: MIT */\n+/*\n+ * Target dependent memory related functions.\n+ *\n+ * Copyright (c) 2008 Fabrice Bellard\n+ */\n+\n+#ifndef TCG_TCG_OP_MEM_H\n+#define TCG_TCG_OP_MEM_H\n+\n+#ifndef TCG_ADDRESS_BITS\n+#error TCG_ADDRESS_BITS must be defined\n+#endif\n+\n+#if TCG_ADDRESS_BITS == 32\n+typedef TCGv_i32 TCGv_va;\n+#define TCG_TYPE_VA TCG_TYPE_I32\n+#define tcgv_va_temp tcgv_i32_temp\n+#define tcgv_va_temp_new tcg_temp_new_i32\n+#elif TCG_ADDRESS_BITS == 64\n+typedef TCGv_i64 TCGv_va;\n+#define TCG_TYPE_VA TCG_TYPE_I64\n+#define tcgv_va_temp tcgv_i64_temp\n+#define tcgv_va_temp_new tcg_temp_new_i64\n+#else\n+#error\n+#endif\n+\n+static inline void\n+tcg_gen_qemu_ld_i32(TCGv_i32 v, TCGv_va a, TCGArg i, MemOp m)\n+{\n+ tcg_gen_qemu_ld_i32_chk(v, tcgv_va_temp(a), i, m, TCG_TYPE_VA);\n+}\n+\n+static inline void\n+tcg_gen_qemu_st_i32(TCGv_i32 v, TCGv_va a, TCGArg i, MemOp m)\n+{\n+ tcg_gen_qemu_st_i32_chk(v, tcgv_va_temp(a), i, m, TCG_TYPE_VA);\n+}\n+\n+static inline void\n+tcg_gen_qemu_ld_i64(TCGv_i64 v, TCGv_va a, TCGArg i, MemOp m)\n+{\n+ tcg_gen_qemu_ld_i64_chk(v, tcgv_va_temp(a), i, m, TCG_TYPE_VA);\n+}\n+\n+static inline void\n+tcg_gen_qemu_st_i64(TCGv_i64 v, TCGv_va a, TCGArg i, MemOp m)\n+{\n+ tcg_gen_qemu_st_i64_chk(v, tcgv_va_temp(a), i, m, TCG_TYPE_VA);\n+}\n+\n+static inline void\n+tcg_gen_qemu_ld_i128(TCGv_i128 v, TCGv_va a, TCGArg i, MemOp m)\n+{\n+ tcg_gen_qemu_ld_i128_chk(v, tcgv_va_temp(a), i, m, TCG_TYPE_VA);\n+}\n+\n+static inline void\n+tcg_gen_qemu_st_i128(TCGv_i128 v, TCGv_va a, TCGArg i, MemOp m)\n+{\n+ tcg_gen_qemu_st_i128_chk(v, tcgv_va_temp(a), i, m, TCG_TYPE_VA);\n+}\n+\n+#define DEF_ATOMIC2(N, S) \\\n+ static inline void N##_##S(TCGv_##S r, TCGv_va a, TCGv_##S v, \\\n+ TCGArg i, MemOp m) \\\n+ { N##_##S##_chk(r, tcgv_va_temp(a), v, i, m, TCG_TYPE_VA); }\n+\n+#define DEF_ATOMIC3(N, S) \\\n+ static inline void N##_##S(TCGv_##S r, TCGv_va a, TCGv_##S o, \\\n+ TCGv_##S n, TCGArg i, MemOp m) \\\n+ { N##_##S##_chk(r, tcgv_va_temp(a), o, n, i, m, TCG_TYPE_VA); }\n+\n+DEF_ATOMIC3(tcg_gen_atomic_cmpxchg, i32)\n+DEF_ATOMIC3(tcg_gen_atomic_cmpxchg, i64)\n+DEF_ATOMIC3(tcg_gen_atomic_cmpxchg, i128)\n+\n+DEF_ATOMIC3(tcg_gen_nonatomic_cmpxchg, i32)\n+DEF_ATOMIC3(tcg_gen_nonatomic_cmpxchg, i64)\n+DEF_ATOMIC3(tcg_gen_nonatomic_cmpxchg, i128)\n+\n+DEF_ATOMIC2(tcg_gen_atomic_xchg, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_xchg, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_xchg, i128)\n+\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_add, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_add, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_and, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_and, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_and, i128)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_or, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_or, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_or, i128)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_xor, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_xor, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_smin, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_smin, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_umin, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_umin, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_smax, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_smax, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_umax, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_umax, i64)\n+\n+DEF_ATOMIC2(tcg_gen_atomic_add_fetch, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_add_fetch, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_and_fetch, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_and_fetch, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_or_fetch, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_or_fetch, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_xor_fetch, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_xor_fetch, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_smin_fetch, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_smin_fetch, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_umin_fetch, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_umin_fetch, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_smax_fetch, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_smax_fetch, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_umax_fetch, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_umax_fetch, i64)\n+\n+#undef DEF_ATOMIC2\n+#undef DEF_ATOMIC3\n+\n+#endif /* TCG_TCG_OP_MEM_H */\ndiff --git a/include/tcg/tcg-op.h b/include/tcg/tcg-op.h\nindex 7024be938e6..96a5af1a298 100644\n--- a/include/tcg/tcg-op.h\n+++ b/include/tcg/tcg-op.h\n@@ -16,6 +16,9 @@\n #error must include QEMU headers\n #endif\n \n+#define TCG_ADDRESS_BITS TARGET_LONG_BITS\n+#include \"tcg/tcg-op-mem.h\"\n+\n #if TARGET_LONG_BITS == 32\n # define TCG_TYPE_TL TCG_TYPE_I32\n #elif TARGET_LONG_BITS == 64\n@@ -46,103 +49,6 @@ typedef TCGv_i64 TCGv;\n #error Unhandled TARGET_LONG_BITS value\n #endif\n \n-static inline void\n-tcg_gen_qemu_ld_i32(TCGv_i32 v, TCGv a, TCGArg i, MemOp m)\n-{\n- tcg_gen_qemu_ld_i32_chk(v, tcgv_tl_temp(a), i, m, TCG_TYPE_TL);\n-}\n-\n-static inline void\n-tcg_gen_qemu_st_i32(TCGv_i32 v, TCGv a, TCGArg i, MemOp m)\n-{\n- tcg_gen_qemu_st_i32_chk(v, tcgv_tl_temp(a), i, m, TCG_TYPE_TL);\n-}\n-\n-static inline void\n-tcg_gen_qemu_ld_i64(TCGv_i64 v, TCGv a, TCGArg i, MemOp m)\n-{\n- tcg_gen_qemu_ld_i64_chk(v, tcgv_tl_temp(a), i, m, TCG_TYPE_TL);\n-}\n-\n-static inline void\n-tcg_gen_qemu_st_i64(TCGv_i64 v, TCGv a, TCGArg i, MemOp m)\n-{\n- tcg_gen_qemu_st_i64_chk(v, tcgv_tl_temp(a), i, m, TCG_TYPE_TL);\n-}\n-\n-static inline void\n-tcg_gen_qemu_ld_i128(TCGv_i128 v, TCGv a, TCGArg i, MemOp m)\n-{\n- tcg_gen_qemu_ld_i128_chk(v, tcgv_tl_temp(a), i, m, TCG_TYPE_TL);\n-}\n-\n-static inline void\n-tcg_gen_qemu_st_i128(TCGv_i128 v, TCGv a, TCGArg i, MemOp m)\n-{\n- tcg_gen_qemu_st_i128_chk(v, tcgv_tl_temp(a), i, m, TCG_TYPE_TL);\n-}\n-\n-#define DEF_ATOMIC2(N, S) \\\n- static inline void N##_##S(TCGv_##S r, TCGv a, TCGv_##S v, \\\n- TCGArg i, MemOp m) \\\n- { N##_##S##_chk(r, tcgv_tl_temp(a), v, i, m, TCG_TYPE_TL); }\n-\n-#define DEF_ATOMIC3(N, S) \\\n- static inline void N##_##S(TCGv_##S r, TCGv a, TCGv_##S o, \\\n- TCGv_##S n, TCGArg i, MemOp m) \\\n- { N##_##S##_chk(r, tcgv_tl_temp(a), o, n, i, m, TCG_TYPE_TL); }\n-\n-DEF_ATOMIC3(tcg_gen_atomic_cmpxchg, i32)\n-DEF_ATOMIC3(tcg_gen_atomic_cmpxchg, i64)\n-DEF_ATOMIC3(tcg_gen_atomic_cmpxchg, i128)\n-\n-DEF_ATOMIC3(tcg_gen_nonatomic_cmpxchg, i32)\n-DEF_ATOMIC3(tcg_gen_nonatomic_cmpxchg, i64)\n-DEF_ATOMIC3(tcg_gen_nonatomic_cmpxchg, i128)\n-\n-DEF_ATOMIC2(tcg_gen_atomic_xchg, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_xchg, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_xchg, i128)\n-\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_add, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_add, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_and, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_and, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_and, i128)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_or, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_or, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_or, i128)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_xor, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_xor, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_smin, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_smin, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_umin, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_umin, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_smax, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_smax, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_umax, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_umax, i64)\n-\n-DEF_ATOMIC2(tcg_gen_atomic_add_fetch, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_add_fetch, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_and_fetch, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_and_fetch, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_or_fetch, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_or_fetch, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_xor_fetch, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_xor_fetch, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_smin_fetch, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_smin_fetch, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_umin_fetch, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_umin_fetch, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_smax_fetch, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_smax_fetch, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_umax_fetch, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_umax_fetch, i64)\n-\n-#undef DEF_ATOMIC2\n-#undef DEF_ATOMIC3\n-\n #if TARGET_LONG_BITS == 64\n #define tcg_gen_movi_tl tcg_gen_movi_i64\n #define tcg_gen_mov_tl tcg_gen_mov_i64\n","prefixes":["v8","01/20"]}