{"id":2232032,"url":"http://patchwork.ozlabs.org/api/1.1/covers/2232032/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/cover/20260502101319.2364052-1-inochiama@gmail.com/","project":{"id":28,"url":"http://patchwork.ozlabs.org/api/1.1/projects/28/?format=json","name":"Linux PCI development","link_name":"linux-pci","list_id":"linux-pci.vger.kernel.org","list_email":"linux-pci@vger.kernel.org","web_url":null,"scm_url":null,"webscm_url":null},"msgid":"<20260502101319.2364052-1-inochiama@gmail.com>","date":"2026-05-02T10:13:13","name":"[0/5] riscv: spacemit: Add PCIe RC controller support for K3","submitter":{"id":89342,"url":"http://patchwork.ozlabs.org/api/1.1/people/89342/?format=json","name":"Inochi Amaoto","email":"inochiama@gmail.com"},"mbox":"http://patchwork.ozlabs.org/project/linux-pci/cover/20260502101319.2364052-1-inochiama@gmail.com/mbox/","series":[{"id":502524,"url":"http://patchwork.ozlabs.org/api/1.1/series/502524/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/list/?series=502524","date":"2026-05-02T10:13:13","name":"riscv: spacemit: Add PCIe RC controller support for K3","version":1,"mbox":"http://patchwork.ozlabs.org/series/502524/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/covers/2232032/comments/","headers":{"Return-Path":"\n <linux-pci+bounces-53618-incoming=patchwork.ozlabs.org@vger.kernel.org>","X-Original-To":["incoming@patchwork.ozlabs.org","linux-pci@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256\n header.s=20251104 header.b=h1ldEgeN;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=172.234.253.10; helo=sea.lore.kernel.org;\n envelope-from=linux-pci+bounces-53618-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com\n header.b=\"h1ldEgeN\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=209.85.210.169","smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=gmail.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=gmail.com"],"Received":["from sea.lore.kernel.org (sea.lore.kernel.org [172.234.253.10])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g73fM2w3Pz1yJw\n\tfor <incoming@patchwork.ozlabs.org>; Sat, 02 May 2026 20:14:03 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id 0C15D3016529\n\tfor <incoming@patchwork.ozlabs.org>; Sat,  2 May 2026 10:13:48 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 7D64B3264DC;\n\tSat,  2 May 2026 10:13:46 +0000 (UTC)","from mail-pf1-f169.google.com (mail-pf1-f169.google.com\n [209.85.210.169])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id C1337320393\n\tfor <linux-pci@vger.kernel.org>; Sat,  2 May 2026 10:13:42 +0000 (UTC)","by mail-pf1-f169.google.com with SMTP id\n d2e1a72fcca58-8296d553142so1683527b3a.3\n        for <linux-pci@vger.kernel.org>; Sat, 02 May 2026 03:13:42 -0700 (PDT)","from localhost ([2001:19f0:8001:1b2d:5400:5ff:fefa:a95d])\n        by smtp.gmail.com with ESMTPSA id\n d2e1a72fcca58-835158bc863sm4946839b3a.26.2026.05.02.03.13.40\n        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n        Sat, 02 May 2026 03:13:41 -0700 (PDT)"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1777716825; cv=none;\n b=cUsrumTI8oCqkfSlftATRS3m05nb8ohBUveu0ieQcjvIli5e7ulMxCL/zRaVEKwXJWSm6Mu61h0eeEWA7H6yXxnq3PE0zLNPf3Dl45GsJrizZ0mKI2ACYYv0flZa4unBPKASuAkF3MZv+CPemFlRam4VF0Sirm2uB1E3wAdRpqw=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1777716825; c=relaxed/simple;\n\tbh=87vMfmom6x66nDjtyewbi4CA0Cs/yF1ou1YgZ/Fl0ew=;\n\th=From:To:Cc:Subject:Date:Message-ID:MIME-Version;\n b=W2HWCH5sV40kmE+Ka5qtAo5yDEBQpxav47c+HZAkPtESho/s297kdTHma0vu62z9EZp1B7kAdYb6kgd3LoP5dupy/HlIgSHTYIwWo//RTNxWbEgv0L/fUfWeQ+5IKr/lXU1LHsNASB0NwlZUAvH80P70t3icHUDeZrI8vsq75Tg=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=gmail.com;\n spf=pass smtp.mailfrom=gmail.com;\n dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com\n header.b=h1ldEgeN; arc=none smtp.client-ip=209.85.210.169","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n        d=gmail.com; s=20251104; t=1777716822; x=1778321622;\n darn=vger.kernel.org;\n        h=content-transfer-encoding:mime-version:message-id:date:subject:cc\n         :to:from:from:to:cc:subject:date:message-id:reply-to;\n        bh=SJKp1v+dhpmw+gdo81yg2J+fP8PT0lbJ9HKJa2rNBWI=;\n        b=h1ldEgeN5OYFqwIgs+geneX71XxFLlLqzuYDbwx1Gz3odhiUrP4yuOIvPi7gzTzRBm\n         O4G7JJPcH2rL79K593vHJPDARrTr4C8oH0Z3Dz7wCHASHqahOqjzO3RNspAMYFj+Ru9h\n         TDfZreOe1C05nHwBQKPmZuXpFr80mSTPNaU5FOJOWP9T8eGBo3orauuyS7y0w+VLfrOV\n         kWhjlcBMMhRC/7dmlPq6ANnsZq9J2qdtNW3+nAs8ejTev7wUHXLBXEU738YYofikqJqJ\n         /SuYfpb5JjEKhKCNu4LWYPC00rD18jBqTosaBx4a/bv1et/DG1EodYQCmIh5uHmvuv4D\n         A7Ig==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n        d=1e100.net; s=20251104; t=1777716822; x=1778321622;\n        h=content-transfer-encoding:mime-version:message-id:date:subject:cc\n         :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date\n         :message-id:reply-to;\n        bh=SJKp1v+dhpmw+gdo81yg2J+fP8PT0lbJ9HKJa2rNBWI=;\n        b=kBry2Qmv6/feddC/WAXSZmUI38L0j27StkoV5dRjybcUrOJzBSUYs18uujYUnpNex6\n         p+04Qnqd1FgzPI4nNNQXUP5cAwVZ2/utNLLAAgTUOxbi0oEByEJH7TzOXRSwwBfdF5M7\n         TIY/TgR3qxRqsIsVXQdFwae29ifBN4GXYQPhMs/DH32zI/nmZBnWbhi8sh4Md5PexZLa\n         UuuMtEp6OdDZmOgOLGmL26LHHP/F/wPfB4b3SJLBkJ+CKHvpUy0q8ODCLkxb5cYY56Av\n         LQnUxqy3jzFGadsvoCzsKT6RLQ0KVSHXr10/EPVHPHMJlIREIcuW/8PjXkvhZFN+mogA\n         9t8A==","X-Gm-Message-State":"AOJu0YydZsRaRpr3LWyyK1x3CiohIksodyiQjVuLo7S4NsgVijhRJWzA\n\tFQWBuXbBJVPPeyOw5r2GpcE4HBT61wsnOFrtQaLUE/05/XT5NZHUnEnL","X-Gm-Gg":"AeBDietxDIJqM64ZthMaNuHnEIHLWblp2tNZn5tLPaZgi6EDj0TFgjiinEz/nZQvGya\n\tFUoB4ZeliGyizrEEl8/w0aKPc+f0jg3kUhNo3gtfExsCMkDf67WSaG2+c5T34SBTC8jGw8AQqpJ\n\tKUY1WiKpR2aEN5g3K2IQQW7VNfmngrbjskYDe/TZjGcm4ucY+tvoNonVxYGL43NXkKlWeN1aYGZ\n\tHgk1SYTsmSIo1N2I+aWFKam0cC5+/UQz/1QpetwkOD6hMyV/fp059UE/efEwpjOFpSpg8xZwIRt\n\tvqqV3zeEq2/V4YnSWdlwrOLtXouYt6x11WKeJ59mQdSWxkbVwn2KUqQdynhsvmaoeQi/P31PTdy\n\t2PQ5OlvIHEAwDPt3BNXju235hHowdDt90RWr7QT4TBubsoaXUyN42kjXbdG6RIElZW/bJTEBcC1\n\t/aCv0PWAqU4vXbzDk2NFxXWsq5WYSJGxrLcQ==","X-Received":"by 2002:a05:6a00:1405:b0:82c:dd31:b84a with SMTP id\n d2e1a72fcca58-8352d28c7d3mr2337323b3a.43.1777716821723;\n        Sat, 02 May 2026 03:13:41 -0700 (PDT)","From":"Inochi Amaoto <inochiama@gmail.com>","To":"Jingoo Han <jingoohan1@gmail.com>,\n Manivannan Sadhasivam <mani@kernel.org>, Bjorn Helgaas <bhelgaas@google.com>,\n Lorenzo Pieralisi <lpieralisi@kernel.org>, =?utf-8?q?Krzysztof_Wilczy=C5=84?=\n\t=?utf-8?q?ski?= <kwilczynski@kernel.org>, Rob Herring <robh@kernel.org>,\n Krzysztof Kozlowski <krzk+dt@kernel.org>, Conor Dooley <conor+dt@kernel.org>,\n Yixun Lan <dlan@kernel.org>, Paul Walmsley <pjw@kernel.org>,\n Palmer Dabbelt <palmer@dabbelt.com>, Albert Ou <aou@eecs.berkeley.edu>,\n Alexandre Ghiti <alex@ghiti.fr>, Inochi Amaoto <inochiama@gmail.com>,\n Alex Elder <elder@riscstar.com>,\n Gustavo Pimentel <gustavo.pimentel@synopsys.com>","Cc":"linux-pci@vger.kernel.org,\n\tdevicetree@vger.kernel.org,\n\tlinux-kernel@vger.kernel.org,\n\tlinux-riscv@lists.infradead.org,\n\tspacemit@lists.linux.dev,\n\tYixun Lan <dlan@gentoo.org>,\n\tLongbin Li <looong.bin@gmail.com>","Subject":"[PATCH 0/5] riscv: spacemit: Add PCIe RC controller support for K3","Date":"Sat,  2 May 2026 18:13:13 +0800","Message-ID":"<20260502101319.2364052-1-inochiama@gmail.com>","X-Mailer":"git-send-email 2.54.0","Precedence":"bulk","X-Mailing-List":"linux-pci@vger.kernel.org","List-Id":"<linux-pci.vger.kernel.org>","List-Subscribe":"<mailto:linux-pci+subscribe@vger.kernel.org>","List-Unsubscribe":"<mailto:linux-pci+unsubscribe@vger.kernel.org>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit"},"content":"The PCIe controller on Spacemit K3 is almost a standard Synopsys\nDesignware PCIe IP with extra control and external MSI controller\n(IMSIC).\n\nAdd binding and driver support for PCIe RC controller support on K3.\n\nInochi Amaoto (5):\n  PCI: spacemit-k1: Add device data support\n  PCI: spacemit-k1: Add multiple phy handles support\n  dt-bindings: PCI: snps,dw-pcie: Add msi-parent for msi handle check\n  dt-bindings: pci: spacemit: Introduce Spacemit K3 PCIe host controller\n  PCI: spacemit-k1: Add Spacemit K3 PCIe host controller support\n\n .../devicetree/bindings/pci/snps,dw-pcie.yaml |   7 +-\n .../bindings/pci/spacemit,k3-pcie-host.yaml   | 142 +++++++++\n drivers/pci/controller/dwc/pcie-spacemit-k1.c | 289 +++++++++++++++++-\n 3 files changed, 428 insertions(+), 10 deletions(-)\n create mode 100644 Documentation/devicetree/bindings/pci/spacemit,k3-pcie-host.yaml\n\n--\n2.54.0"}