{"id":2230656,"url":"http://patchwork.ozlabs.org/api/1.1/covers/2230656/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/cover/20260429-pic32mk-board-support-v1-0-1dfac14f8e2d@voltumotor.com/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.1/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260429-pic32mk-board-support-v1-0-1dfac14f8e2d@voltumotor.com>","date":"2026-04-29T21:51:16","name":"[RFC,0/3] hw/mips: add Microchip PIC32MK GPK/MCM board emulation","submitter":{"id":93284,"url":"http://patchwork.ozlabs.org/api/1.1/people/93284/?format=json","name":"Ericson Joseph","email":"ericsonjoseph@gmail.com"},"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/cover/20260429-pic32mk-board-support-v1-0-1dfac14f8e2d@voltumotor.com/mbox/","series":[{"id":502167,"url":"http://patchwork.ozlabs.org/api/1.1/series/502167/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=502167","date":"2026-04-29T21:51:18","name":"hw/mips: add Microchip PIC32MK GPK/MCM board emulation","version":1,"mbox":"http://patchwork.ozlabs.org/series/502167/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/covers/2230656/comments/","headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256\n header.s=20251104 header.b=i8Ao/h1R;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g5Yb84kSdz1yHZ\n\tfor ; Thu, 30 Apr 2026 09:36:04 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from )\n\tid 1wIEQY-0004pZ-38; Wed, 29 Apr 2026 19:34:46 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from )\n id 1wICoY-00010E-09\n for qemu-devel@nongnu.org; Wed, 29 Apr 2026 17:51:26 -0400","from mail-dl1-x1235.google.com ([2607:f8b0:4864:20::1235])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from )\n id 1wICoW-0004Ce-6o\n for qemu-devel@nongnu.org; Wed, 29 Apr 2026 17:51:25 -0400","by mail-dl1-x1235.google.com with SMTP id\n a92af1059eb24-12c8ccc7755so408852c88.0\n for ; Wed, 29 Apr 2026 14:51:23 -0700 (PDT)","from [127.0.1.1] ([2803:9800:9001:c4f0:5d16:7dac:ff8:d8ff])\n by smtp.gmail.com with ESMTPSA id\n 5a478bee46e88-2ed1bf6d315sm4353878eec.1.2026.04.29.14.51.19\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Wed, 29 Apr 2026 14:51:21 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=gmail.com; s=20251104; t=1777499482; x=1778104282; darn=nongnu.org;\n h=cc:to:content-transfer-encoding:mime-version:message-id:date\n :subject:from:from:to:cc:subject:date:message-id:reply-to;\n bh=fSlZP9aPepkZj5k3bftrq+rSY50ISlR4/Of+QCcyLdM=;\n b=i8Ao/h1Rf8V0fyZAy/pmg120U9i8fW6LFl26rC6dw3T+getj0mSfWEJEwYxsQszG3Y\n +zmIg2eW5OPtgaIXWCuHSGe9hp1+js+SxSb19bliJZi/MlNqJU7NFWOcSe1HViK7NDm2\n m09jKaKNNtVa28AO5R11XjeVxb6ou6QPoltl0MrvHpbE32OWvfGYU2GVUuRmWsyF01JB\n AUodVRXz6/2xdazdKTozLWsSvgvARsBXpw3zXonai3ypGkgtK8oqc2nCG/d0SAfN0A0F\n 4K8talqPva1PeES+MeWCctF26+wTWlBvtKftyR6ox6Y4zsXCHB1VQ/ME9EDXfXjk4MiC\n YDEw==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1777499482; x=1778104282;\n h=cc:to:content-transfer-encoding:mime-version:message-id:date\n :subject:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date\n :message-id:reply-to;\n bh=fSlZP9aPepkZj5k3bftrq+rSY50ISlR4/Of+QCcyLdM=;\n b=nt2wxkbtfXAGEoFY3+E5SRoy8Fj+9/RSoNk2X32FO0unog1N0pEsgR2T9pPUuxa5Zt\n kUNwRAAGuH9gauNkk7wXXo+N14ALeMfHWlcAp8+41X0FiI+1HtqExbYKQLTBsErgf6N+\n H8f4Ir4DkIVaJMGX4Ngil3GhqDNDw3md6XZu85t/W8JcTUY0CdeHoORAY38WVGELwZ5a\n lh5q4dsISRNHiEsf1U6Z9vBMTBrNYEX3ACv0MGDZ8g5SRD5REMMhrE66vbE5mdDOBlcy\n QINenwOm8ZZTvnxnYEMvq4su0uLD2KD+fik7JS9o1Uudw2Xd92RYCmRn5IsRTbyKX9UA\n uUJA==","X-Gm-Message-State":"AOJu0Yz+8LNMbCINVNaPJdg8117M/6n0uyEUBqGeDD4iRqp3ml4ERes2\n A7r+I6E0+L57hKBsVSZ3j6IyYeyWOpITUi3rVAQcsg60ecUDTD9RTft2","X-Gm-Gg":"AeBDieu4Vinmj8FtR4iLuTQ2tZmlVaerxScABar0LRPLuT8BM0BSpg575UjPmZJzFnS\n zBJVNgOoamVjrSsA5khodcEABB0L4kKk6tszDssyPNxLIY7A/no186iJFk6/rQ4tBIto5e/t3/H\n i61vcLgCqZ6iWpcA840Cr2//H92flgbtYWnEF1EOPXXJPYNieNzLOxNcO4Pn/wRTH3lWcT9Z970\n l9/Ta7BO3l9nvNIthzK9iRqflo5FVuBEsPjlDcdDc94gHy5LGh7k2C13F6ySqrRLAOzi8Ff+Noo\n MIq1odL8DheyKgXdyKaA6yX19yU3AMNVT2gtK4U+0lkefqGvKYLwEuu6iGOtH7mHrcSSj451VWV\n h35zpjtOEFGLVDPtg1FxgJWDtVwR1ejwv255U3/MctIQ4fR7IzEUoTQXBxTondCRl/QPw2Nul/X\n +zoZ5fNMZC5bOHd+Nt/J+PSgfvqLQDL8o191Uei6no","X-Received":"by 2002:a05:7300:4343:b0:2e2:d94d:6188 with SMTP id\n 5a478bee46e88-2ed3ba11256mr65047eec.7.1777499481780;\n Wed, 29 Apr 2026 14:51:21 -0700 (PDT)","From":"Ericson Joseph ","Subject":"[PATCH RFC 0/3] hw/mips: add Microchip PIC32MK GPK/MCM board\n emulation","Date":"Wed, 29 Apr 2026 18:51:16 -0300","Message-Id":"<20260429-pic32mk-board-support-v1-0-1dfac14f8e2d@voltumotor.com>","MIME-Version":"1.0","Content-Type":"text/plain; charset=\"utf-8\"","Content-Transfer-Encoding":"7bit","X-B4-Tracking":"v=1; b=H4sIAFR98mkC/yWMywrCMBAAf6Xs2YUYH0GvQj/Aq3jIY9VVbMJuK\n 4XSf2/U4wzMTKAkTArHZgKhDyvnrsJ61UB8+O5OyKkyWGP3ZmsPWDhu7PuFIXtJqEMpWXrcJW8\n cOZdSiFDbInTj8fe9wLk9wfUvdQhPiv33CPO8AO5Ju0h+AAAA","X-Change-ID":"20260429-pic32mk-board-support-5da07e77ddbc","To":"qemu-devel@nongnu.org","Cc":"=?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= ,\n Jiaxun Yang , Paolo Bonzini ,\n Fabiano Rosas , Laurent Vivier ,\n Pierrick Bouvier ,\n Ericson Joseph ","X-Mailer":"b4 0.15.2","Received-SPF":"pass client-ip=2607:f8b0:4864:20::1235;\n envelope-from=ericsonjoseph@gmail.com; helo=mail-dl1-x1235.google.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FREEMAIL_FROM=0.001,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-Mailman-Approved-At":"Wed, 29 Apr 2026 19:34:44 -0400","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development ","List-Unsubscribe":",\n ","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n ","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"This series adds board emulation for the Microchip PIC32MK GPK/MCM family\nof 32-bit MIPS32 microcontrollers (microAptiv core, 120 MHz).\n\nPIC32MK is widely used in automotive, industrial, and motor-control\napplications. The emulation targets the PIC32MK1024MCM100 variant\n(1 MB Flash, 256 KB RAM), reference datasheet DS60001519E.\n\n# What is implemented\n\nThe following peripherals are modelled:\n\n - CPU: MIPS32 microAptiv (M4K-derived), little-endian\n - Memory: 256 KB SRAM, 1 MB Flash (NVM) with DataEEPROM emulation\n - EVIC: vectored interrupt controller with 8-level priority\n - UART1-6: 16-byte TX/RX FIFOs, baud-rate divisor, interrupt support\n - Timer1-9: 16/32-bit, prescaler, period register, interrupt\n - GPIO: ports A-G, ANSEL/TRIS/PORT/LAT/ODC, CN mismatch interrupt\n - SPI1-6: master and slave modes, 8/16/32-bit frames\n - I2C1-5: master/slave, 7/10-bit addressing\n - DMA: 8 channels, cell-triggered transfers\n - CAN FD: 4 instances, hardware FIFO, TX object, SocketCAN backend\n - USB: CDC-ACM class, chardev backend for host connectivity\n - OC1-16: Output Compare (PWM mode detection, diagnostic event stream)\n - IC1-16: Input Capture (stub, register model)\n - ADCHS: 12-bit ADC with 43 channels, software trigger\n - CRU: Clock and Reset Unit (software reset, PBCLK divisor)\n - WDT: Watchdog Timer (clear register, timeout reset)\n - CFG: Configuration bit registers (DEVCFG0-3)\n\n# What is NOT implemented\n\n - PWM actual waveform generation (OC emits diagnostic events only)\n - Input Capture signal measurement (IC is a register stub)\n - DMA linked-list (pattern match) transfers\n - USB isochronous / bulk / HID endpoints\n - PPS (peripheral pin select) remapping\n\n# Testing\n\nA minimal MIPS32 assembly firmware is included\n(tests/functional/mipsel/pic32mk_test_fw.S) that initialises the CPU,\nwrites a known string to UART1, and halts. The functional test asserts\nthat QEMU serial output matches the expected string.\n\nFour qtest cases cover UART register behaviour, GPIO SET/CLR/INV\nsub-registers, and CAN FD loopback.\n\nBuild and run:\n\n mkdir build && cd build\n ../configure --target-list=mipsel-softmmu\n make -j$(nproc)\n ./qemu-system-mipsel -M pic32mk -nographic -serial stdio \\\n -kernel tests/functional/mipsel/pic32mk_test_fw.elf\n\nThe datasheet (DS60001519E) is publicly available from Microchip's\nwebsite and is not included in this series.\n\nSigned-off-by: Ericson Joseph \n---\nEricson Joseph (3):\n hw/mips: add Microchip PIC32MK GPK/MCM board\n tests: add PIC32MK functional and qtest coverage\n docs: document the PIC32MK machine in target-mips.rst\n\n MAINTAINERS | 9 +\n configs/targets/mipsel-softmmu.mak | 1 +\n docs/system/target-mips.rst | 52 ++\n hw/mips/Kconfig | 8 +\n hw/mips/meson.build | 21 +\n hw/mips/pic32mk.c | 815 ++++++++++++++++++++\n hw/mips/pic32mk_adchs.c | 583 ++++++++++++++\n hw/mips/pic32mk_canfd.c | 1143 ++++++++++++++++++++++++++++\n hw/mips/pic32mk_cfg.c | 247 ++++++\n hw/mips/pic32mk_cru.c | 375 +++++++++\n hw/mips/pic32mk_dataee.c | 463 +++++++++++\n hw/mips/pic32mk_dma.c | 255 +++++++\n hw/mips/pic32mk_evic.c | 399 ++++++++++\n hw/mips/pic32mk_gpio.c | 418 ++++++++++\n hw/mips/pic32mk_i2c.c | 184 +++++\n hw/mips/pic32mk_ic.c | 384 ++++++++++\n hw/mips/pic32mk_nvm.c | 572 ++++++++++++++\n hw/mips/pic32mk_oc.c | 293 +++++++\n hw/mips/pic32mk_spi.c | 532 +++++++++++++\n hw/mips/pic32mk_timer.c | 294 +++++++\n hw/mips/pic32mk_uart.c | 334 ++++++++\n hw/mips/pic32mk_usb.c | 1033 +++++++++++++++++++++++++\n hw/mips/pic32mk_wdt.c | 230 ++++++\n include/hw/mips/pic32mk.h | 952 +++++++++++++++++++++++\n include/hw/mips/pic32mk_adchs.h | 87 +++\n include/hw/mips/pic32mk_canfd.h | 210 +++++\n include/hw/mips/pic32mk_evic.h | 45 ++\n include/hw/mips/pic32mk_usb.h | 181 +++++\n tests/functional/mipsel/meson.build | 28 +\n tests/functional/mipsel/pic32mk_test_fw.S | 64 ++\n tests/functional/mipsel/pic32mk_test_fw.ld | 20 +\n tests/functional/mipsel/test_pic32mk.py | 57 ++\n tests/qtest/meson.build | 4 +-\n tests/qtest/pic32mk-canfd-test.c | 411 ++++++++++\n tests/qtest/pic32mk-test.c | 457 +++++++++++\n 35 files changed, 11160 insertions(+), 1 deletion(-)\n---\nbase-commit: 759c456b1d22fe4083c8b384da27d3f56fd53f82\nchange-id: 20260429-pic32mk-board-support-5da07e77ddbc\n\nBest regards,\n-- \nEricson Joseph "}