{"id":2229447,"url":"http://patchwork.ozlabs.org/api/1.1/covers/2229447/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/cover/20260428-t_power_on_fux-v5-0-f1ef926a91ff@oss.qualcomm.com/","project":{"id":28,"url":"http://patchwork.ozlabs.org/api/1.1/projects/28/?format=json","name":"Linux PCI development","link_name":"linux-pci","list_id":"linux-pci.vger.kernel.org","list_email":"linux-pci@vger.kernel.org","web_url":null,"scm_url":null,"webscm_url":null},"msgid":"<20260428-t_power_on_fux-v5-0-f1ef926a91ff@oss.qualcomm.com>","date":"2026-04-28T08:37:14","name":"[v5,0/3] PCI: qcom: Program T_POWER_ON value for L1.2 exit timing","submitter":{"id":89908,"url":"http://patchwork.ozlabs.org/api/1.1/people/89908/?format=json","name":"Krishna Chaitanya Chundru","email":"krishna.chundru@oss.qualcomm.com"},"mbox":"http://patchwork.ozlabs.org/project/linux-pci/cover/20260428-t_power_on_fux-v5-0-f1ef926a91ff@oss.qualcomm.com/mbox/","series":[{"id":501799,"url":"http://patchwork.ozlabs.org/api/1.1/series/501799/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/list/?series=501799","date":"2026-04-28T08:37:15","name":"PCI: qcom: Program T_POWER_ON value for L1.2 exit timing","version":5,"mbox":"http://patchwork.ozlabs.org/series/501799/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/covers/2229447/comments/","headers":{"Return-Path":"\n <linux-pci+bounces-53312-incoming=patchwork.ozlabs.org@vger.kernel.org>","X-Original-To":["incoming@patchwork.ozlabs.org","linux-pci@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=J4E2VkR4;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=ieaSO7Pi;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c0a:e001:db::12fc:5321; helo=sea.lore.kernel.org;\n envelope-from=linux-pci+bounces-53312-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=\"J4E2VkR4\";\n\tdkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=\"ieaSO7Pi\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=205.220.180.131","smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=oss.qualcomm.com"],"Received":["from sea.lore.kernel.org (sea.lore.kernel.org\n [IPv6:2600:3c0a:e001:db::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g4Z972tBbz1xvV\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 28 Apr 2026 18:58:35 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id 658BB3254139\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 28 Apr 2026 08:38:34 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 0CF903D9044;\n\tTue, 28 Apr 2026 08:37:31 +0000 (UTC)","from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com\n [205.220.180.131])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 773143D891B\n\tfor <linux-pci@vger.kernel.org>; Tue, 28 Apr 2026 08:37:29 +0000 (UTC)","from pps.filterd (m0279868.ppops.net [127.0.0.1])\n\tby mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 63S5Bwmj429204\n\tfor <linux-pci@vger.kernel.org>; Tue, 28 Apr 2026 08:37:28 GMT","from mail-pl1-f198.google.com (mail-pl1-f198.google.com\n [209.85.214.198])\n\tby mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4dt7x345hh-1\n\t(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n\tfor <linux-pci@vger.kernel.org>; Tue, 28 Apr 2026 08:37:28 +0000 (GMT)","by mail-pl1-f198.google.com with SMTP id\n d9443c01a7336-2b2eba42b8dso100041515ad.0\n        for <linux-pci@vger.kernel.org>; Tue, 28 Apr 2026 01:37:28 -0700 (PDT)","from hu-krichai-hyd.qualcomm.com ([202.46.23.25])\n        by smtp.gmail.com with ESMTPSA id\n d9443c01a7336-2b97acaaa2asm21645315ad.84.2026.04.28.01.37.22\n        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n        Tue, 28 Apr 2026 01:37:26 -0700 (PDT)"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1777365450; cv=none;\n b=Cf7szvJS6gNsnRTKFNEgAwYS+xlAAdLL6lI3uWn47gX2VT1ptCij/xOiNjQ9c+d5IA09U6z9LpUe8pMhHcTmxzQuQacoMF2hbNcgR5tVnw5o09rNDJPuSW5dKzKAP5UDPHz2+tNQngV/Yo5jMZwP9n0//GgW81uEF/pgF18oG0w=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1777365450; c=relaxed/simple;\n\tbh=wXhxA72/6Ld66K/KfOL/i5XxZJ6shIPA05fxN6UAC4Q=;\n\th=From:Subject:Date:Message-Id:MIME-Version:Content-Type:To:Cc;\n b=qFhL/oB3Z3owUeV206Zip7ZVuE6EbLyKiq0XxG8Ml3mGI7CBrZ7t2ssEtlJFcIs3EhQ2UE9rzhzhD23Aew8ybtp+Di/TtBwm4yi6pEUTpbWgl2NkhcSyR9Cxtvop6pTG+5Prjklsk3XZSIpNOAFSNf/Nj61g9ftIo66xyRwHwL4=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com;\n spf=pass smtp.mailfrom=oss.qualcomm.com;\n dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=J4E2VkR4;\n dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=ieaSO7Pi; arc=none smtp.client-ip=205.220.180.131","DKIM-Signature":["v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n\tcc:content-transfer-encoding:content-type:date:from:message-id\n\t:mime-version:subject:to; s=qcppdkim1; bh=63VPpUpA/ihOw1FTUsmcas\n\t0LmSMy79Uu3DRMXzrc+RA=; b=J4E2VkR4EzvKZ4FFJUy/HCty1q80Hs/pNcnvJZ\n\tp8/ByN0AgiLwxN9cgNqELBibc4sYobS0qpCmAzN6b2rMb/jXxZx+3fe7ROR27LI3\n\tLqMtPtdxoDaz8Hm7JKGtkqJgMDKYWydl5oWgbjXNNQ5oG0l9lWJIEADp4j7t/wP4\n\tifjRIpS05cSQVMwAd2V2L+fdG+WHCCq+iD0x1dJgxNZvIultiYmC7iRnsSg4OW/y\n\tr84R6Syt2YVM/P15CHRc/DIxupZWvh9qjYd7pG3YTArRcOUZ1u1KW0J1dDt87Rqg\n\t4eE8Th2KuFfrNU1SpWI1Sh2VWPMp9H6abNSGY9ixcueaawGQ==","v=1; a=rsa-sha256; c=relaxed/relaxed;\n        d=oss.qualcomm.com; s=google; t=1777365447; x=1777970247;\n darn=vger.kernel.org;\n        h=cc:to:content-transfer-encoding:mime-version:message-id:date\n         :subject:from:from:to:cc:subject:date:message-id:reply-to;\n        bh=63VPpUpA/ihOw1FTUsmcas0LmSMy79Uu3DRMXzrc+RA=;\n        b=ieaSO7PifdwVRt5FFVAd/o/KuJtz17FKMmMVIsoChzyol3I2K4Khau2SgQE3IO61Hb\n         AKPA78LyVkIj3qFzy28M3fAkTGtecehxSHcH8PzrDwbJBbeqI4ZkXEdz/eWyy1/bJzWT\n         L0jg3rE/KmkpAAqBgjJ25YMaH/jEHN7aUuqTxuHRnnf4u0AlzHODN8Eb4SUa69KA/4eM\n         eqVM6NABuXDATP2KYfP9pDV6UVpWZlHj/J6LrozS2zerhT9acLGDjaSDbdRyab27kFfq\n         8vkQ+/5u6RcJzMB9f6ar+ihLRtQ3S7vgkj3gVu7oW2LE2BBBCpK6pMrg9kuJ2nd3JlYz\n         wSpw=="],"X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n        d=1e100.net; s=20251104; t=1777365447; x=1777970247;\n        h=cc:to:content-transfer-encoding:mime-version:message-id:date\n         :subject:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date\n         :message-id:reply-to;\n        bh=63VPpUpA/ihOw1FTUsmcas0LmSMy79Uu3DRMXzrc+RA=;\n        b=BcrtYsYzcDs9eeoOVeXdEGJgJEx6iAAZinbUyCQr6xwGhvnf4S7/1Cw74r4RR+LKzU\n         ek0E4pQil9DrK+GFgYM/vbVlbe5POZK0pT6kdAumwOUhjwUR5b8U8433klxQepoYRXvS\n         HbhA8wyQsXnZwhRUo5uXxl9SBgpYYJ03QuB67ayeanQeBLFhKhm0zF+23IJGT59fnjaW\n         iCMc71Qo5s/bdphqterU34Ro35/FHp9ARV2bL3bCcZURlnb8zgYvo0ardB6mMnlv3Pp2\n         nNuoVUnWhiUq4Eph5ZGjXYfnvDKqNy9l9mWJImkJmvtKQ1BDNbs2BdxfTnITXbOG51f3\n         d4GA==","X-Gm-Message-State":"AOJu0YxwomTU1eLAMMDhF2GAz/0hQpbaoRALpqUI8wdnchw16hvxyfVH\n\t5mg/Rz0f1yLm853lcCZlWytVClUBobWKnFc0iMnJEVgDFCW2FNOTMYErMB7oQKQgY1UR/Ao9sWw\n\tAv2plHrLFWg6flanzMR7KHvaiR7sY8AlirZXTlP7IvDrkMb+pjCTH0DNlmgpGisk=","X-Gm-Gg":"AeBDies/Eux7XQ+NKG6hQNBOvGtG9xUGM0ECKjbYFJiCis/eMoV9AgE5eU0zxNPlDiC\n\tmFwdDodGdrY0+r4mmJBNjoV8aH1gVeygVtz4k//buUOnaZC9ldHytPgYySox5KDtTL3YND+UQ3+\n\t272Zw9lJdwxVFkPL5u2r422raa2kCuvoNKZwLPX4c/kOKe2yEdxFaw73sW30R6y9D2NQ9iwe9fl\n\tYFYFQCY11tcuhFZVgKfl46hBEO3+/wK9sJ61gBcazcpWecou/2HPwcedWjwWAYi+PKbdTb/mHsK\n\t3ubgWmS3FnfV0uYuv+jkeU3LleLbkptiw+YpNBXGdg5LRqm4/Siwcz1QLVswjA3zxBBVf7vnL9f\n\tMGHiKEFHlHudNps28N6tkL8OLaSzEa2tBYP9bix0KyoAkFxEXScnTpXXn+9CHaKFPJ2Y=","X-Received":["by 2002:a17:902:9887:b0:2b4:6022:bf8c with SMTP id\n d9443c01a7336-2b97c461eecmr16924065ad.22.1777365447018;\n        Tue, 28 Apr 2026 01:37:27 -0700 (PDT)","by 2002:a17:902:9887:b0:2b4:6022:bf8c with SMTP id\n d9443c01a7336-2b97c461eecmr16923805ad.22.1777365446478;\n        Tue, 28 Apr 2026 01:37:26 -0700 (PDT)"],"From":"Krishna Chaitanya Chundru <krishna.chundru@oss.qualcomm.com>","Subject":"[PATCH v5 0/3] PCI: qcom: Program T_POWER_ON value for L1.2 exit\n timing","Date":"Tue, 28 Apr 2026 14:07:14 +0530","Message-Id":"<20260428-t_power_on_fux-v5-0-f1ef926a91ff@oss.qualcomm.com>","Precedence":"bulk","X-Mailing-List":"linux-pci@vger.kernel.org","List-Id":"<linux-pci.vger.kernel.org>","List-Subscribe":"<mailto:linux-pci+subscribe@vger.kernel.org>","List-Unsubscribe":"<mailto:linux-pci+unsubscribe@vger.kernel.org>","MIME-Version":"1.0","Content-Type":"text/plain; charset=\"utf-8\"","Content-Transfer-Encoding":"8bit","X-B4-Tracking":"v=1; b=H4sIALtx8GkC/3XPQQrCMBAF0KtI1qZkJmliXHkPkWLTRAPaaKJVk\n d7dtCBdaDcDf+A/Zt4k2ehtIuvFm0Tb+eRDm0O5XBBz3LcHS32TM0GGJQAT9FZdwsPGKrSVuz+\n pYo2RK66UFkBy6RKt888R3O5yPvp0C/E1+h0M21mqAwrU1qUGaYVyjdqElIrrfX8y4Xwu8iCD2\n OFXkQyR/yhIGUVmNAJKVEzPKHxSOMCPwrOia3DQMG2k4zOKmBTx5yMx3LLSwDWAUk78Ufq+/wB\n KE8lXhQEAAA==","X-Change-ID":"20251104-t_power_on_fux-70dc68377941","To":"Manivannan Sadhasivam <mani@kernel.org>,\n Lorenzo Pieralisi <lpieralisi@kernel.org>, =?utf-8?q?Krzysztof_Wilczy=C5=84?=\n\t=?utf-8?q?ski?= <kwilczynski@kernel.org>, Rob Herring <robh@kernel.org>,\n Bjorn Helgaas <bhelgaas@google.com>, Jingoo Han <jingoohan1@gmail.com>","Cc":"linux-pci@vger.kernel.org, linux-arm-msm@vger.kernel.org,\n        linux-kernel@vger.kernel.org, mayank.rana@oss.qualcomm.com,\n        quic_vbadigan@quicinc.com,\n        Krishna Chaitanya Chundru <krishna.chundru@oss.qualcomm.com>,\n        Shawn Lin <shawn.lin@rock-chips.com>","X-Mailer":"b4 0.15.2","X-Developer-Signature":"v=1; a=ed25519-sha256; t=1777365442; l=3469;\n i=krishna.chundru@oss.qualcomm.com; s=20230907; h=from:subject:message-id;\n bh=wXhxA72/6Ld66K/KfOL/i5XxZJ6shIPA05fxN6UAC4Q=;\n b=tWGrEv2tB5pw9iHEmovC108r0+9mTrwl7muAR9VjtpOp4TcvFVd9LlGZF87A8EpmIBIUrL488\n 1xKKaM/DijYCVzVbNrE5CVS6q1TRQ3eqT1Ph+lSZYBgw0atwFsxgy20","X-Developer-Key":"i=krishna.chundru@oss.qualcomm.com; a=ed25519;\n pk=10CL2pdAKFyzyOHbfSWHCD0X0my7CXxj8gJScmn1FAg=","X-Proofpoint-Spam-Details-Enc":"AW1haW4tMjYwNDI4MDA3OSBTYWx0ZWRfXzo1la7i5ycnV\n cKkU3hIUeCcrEdA7h3SL3x6pipsZxjnF95B5uw7i3FNQ9L6B1G9HVs7Nrd3y70Vu6oDSLkV9gRk\n 2hoMHyYByEaeyxialneANqwOIbTp9eqn8BOpLyq3OY2MsHsgICRAUnCaor0ZdLLuF8Ak0sIIzP1\n zHHvk0sIFUEOYt5+8J7PRCsTmWU9r4u7JZ6o+RHqMasff2pkSlGpdccyw0EKCpL7MflQymA8viq\n a7M5NoNgbjr/kLrk45ghb3qqbP8g98cERn4Tj08XlANsAn5D0jfKxr1fj+r5tc3gPORqU+Z7C9q\n mu7Xpey689ysGcnU2GZ4qtzmAIPWGyhEFsB1j+42LFsX1hEg9N8wptYBHKmEty/PquptX2c+mJ7\n 39+lXvSXBxQs8z3k3eZV0dptLJcb6j8lxtaPkE9+oIqa1cNpV6MPGiqPbNxlZQovgqZKA4eLqQo\n +GoXkHnEc41KAt7ZE9w==","X-Proofpoint-ORIG-GUID":"HY26_7l3_hc72KhgpmUcuyqijnEaifCA","X-Authority-Analysis":"v=2.4 cv=AJEsYPsu c=1 sm=1 tr=0 ts=69f071c8 cx=c_pps\n a=MTSHoo12Qbhz2p7MsH1ifg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17\n a=IkcTkHD0fZMA:10 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10\n a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=ZpdpYltYx_vBUK5n70dp:22\n a=VwQbUJbxAAAA:8 a=EUspDBNiAAAA:8 a=1XWaLZrsAAAA:8 a=pGLkceISAAAA:8\n a=h7GK-HNMy1QVH8K1SrQA:9 a=3ZKOabzyN94A:10 a=QEXdDO2ut3YA:10\n a=GvdueXVYPmCkWapjIL-Q:22","X-Proofpoint-GUID":"HY26_7l3_hc72KhgpmUcuyqijnEaifCA","X-Proofpoint-Virus-Version":"vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-28_02,2026-04-21_02,2025-10-01_01","X-Proofpoint-Spam-Details":"rule=outbound_notspam policy=outbound score=0\n phishscore=0 impostorscore=0 priorityscore=1501 suspectscore=0 bulkscore=0\n malwarescore=0 adultscore=0 lowpriorityscore=0 clxscore=1015 spamscore=0\n classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0\n reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2604280079"},"content":"The T_POWER_ON indicates the time (in μs) that a Port requires the port\non the opposite side of Link to wait in L1.2.Exit after sampling CLKREQ#\nasserted before actively driving the interface. This value is used by\nthe ASPM driver to compute the LTR_L1.2_THRESHOLD.\n\nCurrently, qcom root port exposes T_POWER_ON value of zero in the L1SS\ncapability registers, leading to incorrect LTR_L1.2_THRESHOLD calculations,\nwhich can result in improper L1.2 exit behavior and can trigger AER's.\n\nIn this series, qcom controller drivers read the devicetree property\n\"t-power-on\" which got merged recently[1], and use that value to over\nwrite default/wrong value.\n\nTo convert T_POWER_ON in to T_POWER_ON_SCALE & T_POWER_ON_VALUE created\na pcie_encode_t_power_on() helper in aspm.c and also created\ndw_pcie_program_t_power_on() helper for other drivers to use these\nhelpers.\n\nLink [1]: https://lore.kernel.org/all/20260205093346.667898-1-krishna.chundru@oss.qualcomm.com/\n\nSigned-off-by: Krishna Chaitanya Chundru <krishna.chundru@oss.qualcomm.com>\n---\nChanges in v5:\n- Initialize *scale & *value to zero incase of ASPM is disabled pointed\n  by sashiko.\n- Use dwc readl & writel API's instead of direct readl & writel pointed\n  by sashiko\n- couple of nits (Mani).\n- Link to v4: https://lore.kernel.org/r/20260404-t_power_on_fux-v4-0-2891391177f4@oss.qualcomm.com\n\nChanges in v4:\n- calculate maxv from PCI_L1SS_CTL2_T_PWR_ON_VALUE to PCI_L1SS_CAP_P_PWR_ON_VALUE (Mani).\n- added a todo to move the reading the devicetree from qcom driver to\n  dwc once multi root port parsing support is added (Mani).\n- Link to v3: https://lore.kernel.org/r/20260311-t_power_on_fux-v3-0-9b1f1d09c6f3@oss.qualcomm.com\n\nChanges in v3:\n- move pcie_encode_t_power_on() include/linux/pci.h to\n  drivers/pci/pci.h (Bjorn).\n- couple of changes in commit text and variable name like t_power_on (Bjorn).\n- remove return 0 from qcom_pcie_configure_ports (Bjorn).\n- used FIELD_MODIFY instead of FIELD_PREP (Bjorn).\n- Link to v2: https://lore.kernel.org/r/20260223-t_power_on_fux-v2-0-20c921262709@oss.qualcomm.com\n\nChanges in v2:\n- Instead of hard coding the values in the driver, created a devicetree\n  property \"t-power-on\" to program it (Bjorn & Mani).\n- Link to v1: https://lore.kernel.org/r/20251104-t_power_on_fux-v1-1-eb5916e47fd7@oss.qualcomm.com\n\nTo: Bjorn Helgaas <bhelgaas@google.com>\nTo: Jingoo Han <jingoohan1@gmail.com>\nTo: Manivannan Sadhasivam <mani@kernel.org>\nTo: Lorenzo Pieralisi <lpieralisi@kernel.org>\nTo: Krzysztof Wilczyński <kwilczynski@kernel.org>\nTo: Rob Herring <robh@kernel.org>\nCc: linux-pci@vger.kernel.org\nCc: linux-kernel@vger.kernel.org\nCc: linux-arm-msm@vger.kernel.org\n\n---\nKrishna Chaitanya Chundru (3):\n      PCI/ASPM: Add helper to encode L1SS T_POWER_ON fields\n      PCI: dwc: Add helper to Program T_POWER_ON\n      PCI: qcom: Program T_POWER_ON\n\n drivers/pci/controller/dwc/pcie-designware.c | 28 +++++++++++++++++++\n drivers/pci/controller/dwc/pcie-designware.h |  1 +\n drivers/pci/controller/dwc/pcie-qcom.c       | 14 ++++++++++\n drivers/pci/pci.h                            |  6 +++++\n drivers/pci/pcie/aspm.c                      | 40 ++++++++++++++++++++++++++++\n 5 files changed, 89 insertions(+)\n---\nbase-commit: 3b3bea6d4b9c162f9e555905d96b8c1da67ecd5b\nchange-id: 20251104-t_power_on_fux-70dc68377941\n\nBest regards,\n--  \nKrishna Chaitanya Chundru <krishna.chundru@oss.qualcomm.com>"}