{"id":2229287,"url":"http://patchwork.ozlabs.org/api/1.1/covers/2229287/?format=json","web_url":"http://patchwork.ozlabs.org/project/uboot/cover/20260428033230.7777-1-alif.zakuan.yuslaimi@altera.com/","project":{"id":18,"url":"http://patchwork.ozlabs.org/api/1.1/projects/18/?format=json","name":"U-Boot","link_name":"uboot","list_id":"u-boot.lists.denx.de","list_email":"u-boot@lists.denx.de","web_url":null,"scm_url":null,"webscm_url":null},"msgid":"<20260428033230.7777-1-alif.zakuan.yuslaimi@altera.com>","date":"2026-04-28T03:32:27","name":"[v2,0/3] SoCFPGA: Update DDR Support for Gen5/Arria10 in U-Boot","submitter":{"id":90458,"url":"http://patchwork.ozlabs.org/api/1.1/people/90458/?format=json","name":"YUSLAIMI, ALIF ZAKUAN","email":"alif.zakuan.yuslaimi@altera.com"},"mbox":"http://patchwork.ozlabs.org/project/uboot/cover/20260428033230.7777-1-alif.zakuan.yuslaimi@altera.com/mbox/","series":[{"id":501756,"url":"http://patchwork.ozlabs.org/api/1.1/series/501756/?format=json","web_url":"http://patchwork.ozlabs.org/project/uboot/list/?series=501756","date":"2026-04-28T03:32:27","name":"SoCFPGA: Update DDR Support for Gen5/Arria10 in U-Boot","version":2,"mbox":"http://patchwork.ozlabs.org/series/501756/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/covers/2229287/comments/","headers":{"Return-Path":"<u-boot-bounces@lists.denx.de>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=altera.com header.i=@altera.com header.a=rsa-sha256\n header.s=selector2 header.b=SMMp8xzz;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=lists.denx.de\n (client-ip=2a01:238:438b:c500:173d:9f52:ddab:ee01; helo=phobos.denx.de;\n envelope-from=u-boot-bounces@lists.denx.de; receiver=patchwork.ozlabs.org)","phobos.denx.de;\n dmarc=pass (p=reject dis=none) header.from=altera.com","phobos.denx.de;\n spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de","phobos.denx.de;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=altera.com header.i=@altera.com header.b=\"SMMp8xzz\";\n\tdkim-atps=neutral","phobos.denx.de;\n dmarc=pass (p=reject dis=none) header.from=altera.com","phobos.denx.de;\n spf=pass smtp.mailfrom=alif.zakuan.yuslaimi@altera.com","dkim=none (message not signed)\n header.d=none;dmarc=none action=none header.from=altera.com;"],"Received":["from phobos.denx.de (phobos.denx.de\n [IPv6:2a01:238:438b:c500:173d:9f52:ddab:ee01])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g4Qxm50Lwz1yHv\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 28 Apr 2026 13:33:16 +1000 (AEST)","from h2850616.stratoserver.net (localhost [IPv6:::1])\n\tby phobos.denx.de (Postfix) with ESMTP id 4641484348;\n\tTue, 28 Apr 2026 05:32:43 +0200 (CEST)","by phobos.denx.de (Postfix, from userid 109)\n id CC2F88439F; Tue, 28 Apr 2026 05:32:42 +0200 (CEST)","from MW6PR02CU001.outbound.protection.outlook.com\n (mail-westus2azlp170120002.outbound.protection.outlook.com\n [IPv6:2a01:111:f403:c007::2])\n (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits))\n (No client certificate requested)\n by phobos.denx.de (Postfix) with ESMTPS id 5B4E184277\n for <u-boot@lists.denx.de>; Tue, 28 Apr 2026 05:32:40 +0200 (CEST)","from PH7PR03MB7063.namprd03.prod.outlook.com (2603:10b6:510:2a4::6)\n by BN9PR03MB5996.namprd03.prod.outlook.com (2603:10b6:408:135::10)\n with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9818.36; Tue, 28 Apr\n 2026 03:32:36 +0000","from PH7PR03MB7063.namprd03.prod.outlook.com\n ([fe80::f6cf:4203:1cbc:cd21]) by PH7PR03MB7063.namprd03.prod.outlook.com\n ([fe80::f6cf:4203:1cbc:cd21%4]) with mapi id 15.20.9846.021; Tue, 28 Apr 2026\n 03:32:36 +0000"],"X-Spam-Checker-Version":"SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de","X-Spam-Level":"","X-Spam-Status":"No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,\n DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_BLOCKED,\n SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.2","ARC-Seal":"i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=yI+m7cRYeyKq9fB/ldptPM4KTnZSEHTWutiZ0/eOenyNbhtZwqsv2PBE78VdpXmOFXgl55US+o9JsyG47em0XTyadLY65KTlhmXaXYvYYx5XwluM1Onnb3syZkCG48KZoBNRCKADQeo62dqzO4JC9zs/eXHAg8dV0Jpg/haUBhM81MBY/7q7qTB6WR4VOLFW5dHuo50AOmR5biX8+M2EBwInnwBBJ25j3bMV3nWJZ2Ffa4z2Z1oUa9/6ENJVkChUXJZ8YM4zlz1dOuVxAYZlCelGBflPZUdIVItQsQcfWrShVkC3dw4hz+11+hGkSv9qrld4FhQDRJU4RcdOmjVSEw==","ARC-Message-Signature":"i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=2xSkKETGpZbQi4ME3Wl59FI+hqUA82Cu5/cYRyXLFIs=;\n b=KvCdMcNXtsCSWdhYrkVZKke/4JG3bCJi+oGeYxM0BfLUfjfI1cfb6NJCXcd+XDTd0QbYglKWXyjYrnK25tDxWduen1B6tpWJLDDPdW19P2LO4ijFE3oslcalzvQv9AVX9qjmlvmO7QtkTOwM27VYoMWElEtWM11bO59sFalWTT18oPS6BrbCllcX3JgbfFJ3p7k2olRdkiQpqXm3x0UGsabW2J/KkcVlyP7WacGxRpAcK4CZP4LmuuwdOiuaVuK8V6sF8XZ4vY6PCPPcWcpW+aJdWE1Mkdl2fPCSdLihqZ94ltk3LoqvlVBU/TyhdyKfLMbM+Cu/dDr2WxeLDgR75g==","ARC-Authentication-Results":"i=1; mx.microsoft.com 1; spf=pass\n smtp.mailfrom=altera.com; dmarc=pass action=none header.from=altera.com;\n dkim=pass header.d=altera.com; arc=none","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=altera.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=2xSkKETGpZbQi4ME3Wl59FI+hqUA82Cu5/cYRyXLFIs=;\n b=SMMp8xzzxkT53O+dVxY3wmfeutxU4h2G+IJFlvBhMcNh5FTDF25C9Ta4u8jXr/2BXOar7irC83wKKfuH97x/PN7fNzL5WD+1/0QQcgSyL0jvOlX8FH6di1WITOU9ZV7D2YSv5h76bmg2TLIapiVQTappz33wmbXQ5aZeDfVHduHOLhnu8BeoV2BImXUzmM639Rcl925Az141NptFcfiKI0L9wtpaKdERiaxMcBJzhWd6Vrgdm/C1EHftOUwHanJNJ/wO4UtCK0ic0oSUL6xpNuJf+tsHAAt75JuZB++ZuYfumIArQRGeCEOuf86cITg1aJbRyAEy4CYrFs4j8iiM9g==","From":"alif.zakuan.yuslaimi@altera.com","To":"u-boot@lists.denx.de","Cc":"Marek Vasut <marex@denx.de>,\n Simon Goldschmidt <simon.k.r.goldschmidt@gmail.com>,\n Tien Fong Chee <tien.fong.chee@altera.com>, Tom Rini <trini@konsulko.com>,\n Brian Sune <briansune@gmail.com>, Yao Zi <me@ziyao.cc>,\n Patrice Chotard <patrice.chotard@foss.st.com>, Peng Fan <peng.fan@nxp.com>,\n Simon Glass <sjg@chromium.org>,\n Alif Zakuan Yuslaimi <alif.zakuan.yuslaimi@altera.com>","Subject":"[PATCH v2 0/3] SoCFPGA: Update DDR Support for Gen5/Arria10 in U-Boot","Date":"Mon, 27 Apr 2026 20:32:27 -0700","Message-ID":"<20260428033230.7777-1-alif.zakuan.yuslaimi@altera.com>","X-Mailer":"git-send-email 2.43.7","Content-Transfer-Encoding":"8bit","Content-Type":"text/plain","X-ClientProxiedBy":"SJ0PR03CA0039.namprd03.prod.outlook.com\n (2603:10b6:a03:33e::14) To PH7PR03MB7063.namprd03.prod.outlook.com\n (2603:10b6:510:2a4::6)","MIME-Version":"1.0","X-MS-PublicTrafficType":"Email","X-MS-TrafficTypeDiagnostic":"PH7PR03MB7063:EE_|BN9PR03MB5996:EE_","X-MS-Office365-Filtering-Correlation-Id":"1d9c6d15-f42a-40c8-bb36-08dea4d6ca91","X-MS-Exchange-AtpMessageProperties":"SA","X-MS-Exchange-SenderADCheck":"1","X-MS-Exchange-AntiSpam-Relay":"0","X-Microsoft-Antispam":"BCL:0;\n ARA:13230040|366016|376014|1800799024|55112099003|56012099003|18002099003;","X-Microsoft-Antispam-Message-Info":"\n 4PTzqfRfdVsDArJc2GFemOdnSlD5UwhIA4J1EUhOiOZHRcVr9oF/LIzC0wbH7RiwOsKxQXc7aKoeUh89L+IKOCZDkcKTvKBS4cBNZk6uV9j6HbYYcCbIf6mg806/ygDAS4z0mGbH2OYr4jQIrzVMqLqsquo2KlcdrAtb/nxreYvQM1jh7kkhC1XKWQ8ebWpE2+NGapGC2sc3Jf/Ig7oYkbhnh9wlPKmOr01J7mqFcOKituwstjPRGYrw7J7LSxUHFMxjhJJftEUj9fFymvIZL3i4HyJPdUDUc8Zv2qM5wgjfPZNc/E1xszGCEN5DxgjRYCLHKOr1mJJAfis1NqUm2zeyTRs2VCdrH19eqwzVYnHwNIUrm/RRlMP/ofm8sYZIcm0C2Np73OvsHwmLxUJOiLaNDw6AGI6T7orngSAKhW1KMXt06d5PCDKmJTLo8eFHn3AMI6gm84DRxPcRkcbj0w7WU1K+9DFIVsc5a6WG947xSugdiXGNb8Qzw9NEXqWwOgzRSNC/0PUYtgHykGE7spB3luiYvyICblCq3D9tMJgry/s+hwONyZ4BOtVP/A8f9ghuVV1Koh/IyuFdw+PFYei+8UYmiE4rnzEjdY/yGgx3bTHe+WAPETfa//kfjd6VSl9b51d4fWoJUrFa9pG7PkKzikb1ojYHF/i8V0gRT6hPbO0J/EmjSh2LgWDJ65uHZG276kMSbBUW4a4zHdwaRXocB7zJexdjDm1mXGDZXJw=","X-Forefront-Antispam-Report":"CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:;\n IPV:NLI; SFV:NSPM; H:PH7PR03MB7063.namprd03.prod.outlook.com; PTR:; CAT:NONE;\n SFS:(13230040)(366016)(376014)(1800799024)(55112099003)(56012099003)(18002099003);\n DIR:OUT; SFP:1101;","X-MS-Exchange-AntiSpam-MessageData-ChunkCount":"1","X-MS-Exchange-AntiSpam-MessageData-0":"\n Ixd63Ltj/lyJ6/f1vs5elTrwe3CEaA3tAr2cFROtJEr5ms/mbDyoftKzEhIJfGGmg7+zl1fFlaT/BSTYOFs/LQ5ZWgzrt4qyykzh/r53x4OrLgEtlEtDjanAumqdtXwcolTIzqqDu3+vjnpjl5DIleS7I1vJv04jbUJKsTtiz6pVewrbjp5GNZXgXxgTSCP+EOTugQpRA/EP6mJcKeZf7DMT6a2YC8J9zfkHqfxTFfXnN5aXznZ0Ypw7GDxx5TYOix3JTfmrTlvYZyLp0LutnABW1VC+5g4KxhY9fR50sfjTvHwFQ0qbIrUxVIElFwfjiV6Oe33pQCOYcqx83DX7JcPT0eLX2mET2p83KMr/zK6mjNVvl+KbC28XIAUfGKTxgh0r7jBGdQ1NRar8IhGoVBJJY5QQFco4owLfmNuaXyGkfqsIitF0t3flpBzrtQmxR4Guh7rutHdyLhYdPmQKO3oXDruhlnQ+qSWl4k5M4pD17juBFJLve/RM6RkwvFzkG25GWgSAeLAxeTejG0ReR6THSF9xNOcB8a50W1OAEunufXntypGu6xXSt+hEzYNZRdnmRrv7vXYMSfyxPPa3u1x4hu7MLonNqwcp5MLjU3u9P17YSEgSHcoVAVsW/HUlL18z5dazIn7pNKYd7QO4UTaAauEzszg5ASC3yLiSg7AUH3+g5VeUuzlzcHsnG42SXN8rh9hcYNLcBJs2SX8Ars0HQHEgpJIFxIPj9sCEIaRANYUuhI1DfcCsUzlfVXza/LSS4Xy9No+kaobN3HCcxpe0sOMnNCRqRRpPSAzm87h4/mz605WwzvvnHFt19sS6SdmWspXYMkLrHdfUvcWginlGtImW9/6r1M0pKx09CBwadUS9qxogmiVtAzLAYYG6/SG0WT6R8/SizwjL55W02LxLak4ZqT2Tq9lAqvulNvRsvZ+nv/qF0s6USMgIl8X75uQrsn5+4a+iIfxL1VEqVOU9JQ8Qb+4bPnwOXfCF9H3JWD6c9X9DDEFAXNR1IitZOgHDiwuO4MBERcqiaPegtsW/KteAXgaFf2xCgBN0fxqjlUPcR8ZJSVCVswu8wnz5bE+o4/7sG6IgLloszis5pztEK867eKbs6wxOybLO4wVkYTUGWreHA0oL/fk1UiIX5y5flqpDHoa3wfMjiAFwQWK02a+MYZnOuUOnyHj/tzCE/7OqFrhKUOIwu1occ0/oX/Yv+ikH29JsO907NyQhVARQ+q8fYoRmCOrmviP7VjBDtN1mxyhsmei/X4xRl74aVr3W++CY7CNv3VCcQxNTlXsWZyvH3D5HJ1gLEzL/8Iq113YH2wPcSodAZKYy0iMpeoctqN7ncliDzqgwrRKLuvNkf3ncq5M8WH7Y7GQu4qeAFPURGOumD6tyq5FjLOEIWFDi2eVfstnscuO7CDWnNMOL1vYH6jdNoRKzYk6Cxj+LK3yuWfHartDxroBDDOufXnLfBU8DbMJYLOOxZyY9wWfRsk0MiJ8E+tzVsIfSVnvesarSxKjy/HAfJ30F0UkZHZGoURBmvIa9yOUqMOgev/3fn0rizUa6v7QjaWvAX+e4gg5l5tcW51Fuv6NREQDbZfE822E4q60Q4+pEhvCzuzyN5mEUM780XMj6ZPcdtlbpmL9y90fJKX5ktkFZyjiO2kBYv1Z70Cjw04G+YE+LYr67Ogh67Gd7aizpjFSjCMp+0eHjpZwr+popafnoAfAiHfy/Nvf6HE8emOC/yLxo45OS5qZjo8GxOgBJNFiQWNU=","X-OriginatorOrg":"altera.com","X-MS-Exchange-CrossTenant-Network-Message-Id":"\n 1d9c6d15-f42a-40c8-bb36-08dea4d6ca91","X-MS-Exchange-CrossTenant-AuthSource":"PH7PR03MB7063.namprd03.prod.outlook.com","X-MS-Exchange-CrossTenant-AuthAs":"Internal","X-MS-Exchange-CrossTenant-OriginalArrivalTime":"28 Apr 2026 03:32:36.3765 (UTC)","X-MS-Exchange-CrossTenant-FromEntityHeader":"Hosted","X-MS-Exchange-CrossTenant-Id":"fbd72e03-d4a5-4110-adce-614d51f2077a","X-MS-Exchange-CrossTenant-MailboxType":"HOSTED","X-MS-Exchange-CrossTenant-UserPrincipalName":"\n aLwBBKcAmnbhg28acaA97tJIajH2h+IJ7C/DuoBYAGNvMqDRfisY/e5GWl/cL5FZjVmTAWgXrc6X9DKTFXXmP5VpWiPocffxv9z/6vwYH9U=","X-MS-Exchange-Transport-CrossTenantHeadersStamped":"BN9PR03MB5996","X-BeenThere":"u-boot@lists.denx.de","X-Mailman-Version":"2.1.39","Precedence":"list","List-Id":"U-Boot discussion <u-boot.lists.denx.de>","List-Unsubscribe":"<https://lists.denx.de/options/u-boot>,\n <mailto:u-boot-request@lists.denx.de?subject=unsubscribe>","List-Archive":"<https://lists.denx.de/pipermail/u-boot/>","List-Post":"<mailto:u-boot@lists.denx.de>","List-Help":"<mailto:u-boot-request@lists.denx.de?subject=help>","List-Subscribe":"<https://lists.denx.de/listinfo/u-boot>,\n <mailto:u-boot-request@lists.denx.de?subject=subscribe>","Errors-To":"u-boot-bounces@lists.denx.de","Sender":"\"U-Boot\" <u-boot-bounces@lists.denx.de>","X-Virus-Scanned":"clamav-milter 0.103.8 at phobos.denx.de","X-Virus-Status":"Clean"},"content":"From: Alif Zakuan Yuslaimi <alif.zakuan.yuslaimi@altera.com>\n\nThis patch set updates the boot support for the Altera SoCFPGA Gen5/Arria10 platform in U-Boot. The changes include:\n        1. Update MMU/dcache setup across Gen5/Arria10 using common driver\n        2. Add ECC scrubbing support for Gen5/Arria10\n        3. Add DRAM size checking for Gen5/Arria10\n\nThis patch set has been tested on CycloneV devkit with SDMMC boot and RAM boot (TFTP & ARM DS debugger).\nTested on Arria10 devkit with RAM boot as well\n\nv1->v2:\n--------\n- ECC scrubbing, Gen5 DRAM size checking, and shared dram_bank_mmu_setup() is set as optional via Kconfig and\n  defaulted on only for the reference Arria10/CycloneV boards to avoid SPL overflows on size-limited Gen5\n  defconfigs.\n\nHistory:\n--------\n[v1]: https://patchwork.ozlabs.org/project/uboot/cover/20251216084623.19589-1-alif.zakuan.yuslaimi@altera.com/\n\nAlif Zakuan Yuslaimi (3):\n  arm: socfpga: Consolidate dram_bank_mmu_setup()\n  ddr: altera: gen5: Add DRAM size checking\n  ddr: socfpga: Add ECC DRAM scrubbing support for Gen5/Arria10\n\n arch/arm/mach-socfpga/Kconfig        | 21 +++++++\n arch/arm/mach-socfpga/misc.c         | 31 ++++++++++\n arch/arm/mach-socfpga/misc_arria10.c | 26 ---------\n arch/arm/mach-socfpga/spl_a10.c      |  4 ++\n arch/arm/mach-socfpga/spl_gen5.c     | 17 ++++++\n drivers/ddr/altera/Makefile          |  4 +-\n drivers/ddr/altera/sdram_arria10.c   | 34 +++++------\n drivers/ddr/altera/sdram_gen5.c      | 64 ++++++++++++++++++++-\n drivers/ddr/altera/sdram_soc32.c     | 85 ++++++++++++++++++++++++++++\n drivers/ddr/altera/sdram_soc32.h     | 15 +++++\n 10 files changed, 252 insertions(+), 49 deletions(-)\n create mode 100644 drivers/ddr/altera/sdram_soc32.c\n create mode 100644 drivers/ddr/altera/sdram_soc32.h"}