{"id":492060,"url":"http://patchwork.ozlabs.org/api/1.0/series/492060/?format=json","project":{"id":67,"url":"http://patchwork.ozlabs.org/api/1.0/projects/67/?format=json","name":"OpenSBI development","link_name":"opensbi","list_id":"opensbi.lists.infradead.org","list_email":"opensbi@lists.infradead.org","web_url":"https://github.com/riscv/opensbi","scm_url":"","webscm_url":""},"name":"Extend irqchip framework for M-mode interrupts","date":"2026-02-13T05:53:41","submitter":{"id":92322,"url":"http://patchwork.ozlabs.org/api/1.0/people/92322/?format=json","name":"Anup Patel","email":"anup.patel@oss.qualcomm.com"},"version":2,"total":8,"received_total":8,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/492060/mbox/","cover_letter":{"id":2196220,"url":"http://patchwork.ozlabs.org/api/1.0/covers/2196220/?format=json","msgid":"<20260213055342.3124872-1-anup.patel@oss.qualcomm.com>","date":"2026-02-13T05:53:34","name":"[v2,0/8] Extend irqchip framework for M-mode interrupts"},"patches":[{"id":2196222,"url":"http://patchwork.ozlabs.org/api/1.0/patches/2196222/?format=json","msgid":"<20260213055342.3124872-2-anup.patel@oss.qualcomm.com>","date":"2026-02-13T05:53:35","name":"[v2,1/8] lib: sbi_irqchip: Use chip as variable name for irqchip device","mbox":"http://patchwork.ozlabs.org/project/opensbi/patch/20260213055342.3124872-2-anup.patel@oss.qualcomm.com/mbox/"},{"id":2196224,"url":"http://patchwork.ozlabs.org/api/1.0/patches/2196224/?format=json","msgid":"<20260213055342.3124872-3-anup.patel@oss.qualcomm.com>","date":"2026-02-13T05:53:36","name":"[v2,2/8] lib: sbi_irqchip: Rename irq_handle() callback to process_hwirqs()","mbox":"http://patchwork.ozlabs.org/project/opensbi/patch/20260213055342.3124872-3-anup.patel@oss.qualcomm.com/mbox/"},{"id":2196216,"url":"http://patchwork.ozlabs.org/api/1.0/patches/2196216/?format=json","msgid":"<20260213055342.3124872-4-anup.patel@oss.qualcomm.com>","date":"2026-02-13T05:53:37","name":"[v2,3/8] lib: utils/irqchip: Fix context_map init in irqchip_plic_update_context_map()","mbox":"http://patchwork.ozlabs.org/project/opensbi/patch/20260213055342.3124872-4-anup.patel@oss.qualcomm.com/mbox/"},{"id":2196219,"url":"http://patchwork.ozlabs.org/api/1.0/patches/2196219/?format=json","msgid":"<20260213055342.3124872-5-anup.patel@oss.qualcomm.com>","date":"2026-02-13T05:53:38","name":"[v2,4/8] lib: utils/irqchip: Add IDC to hartindex map in struct aplic_data","mbox":"http://patchwork.ozlabs.org/project/opensbi/patch/20260213055342.3124872-5-anup.patel@oss.qualcomm.com/mbox/"},{"id":2196223,"url":"http://patchwork.ozlabs.org/api/1.0/patches/2196223/?format=json","msgid":"<20260213055342.3124872-6-anup.patel@oss.qualcomm.com>","date":"2026-02-13T05:53:39","name":"[v2,5/8] lib: sbi_irqchip: Support irqchip device targetting subset of harts","mbox":"http://patchwork.ozlabs.org/project/opensbi/patch/20260213055342.3124872-6-anup.patel@oss.qualcomm.com/mbox/"},{"id":2196218,"url":"http://patchwork.ozlabs.org/api/1.0/patches/2196218/?format=json","msgid":"<20260213055342.3124872-7-anup.patel@oss.qualcomm.com>","date":"2026-02-13T05:53:40","name":"[v2,6/8] lib: utils/irqchip: Add unique_id to plic, aplic, and imsic data","mbox":"http://patchwork.ozlabs.org/project/opensbi/patch/20260213055342.3124872-7-anup.patel@oss.qualcomm.com/mbox/"},{"id":2196217,"url":"http://patchwork.ozlabs.org/api/1.0/patches/2196217/?format=json","msgid":"<20260213055342.3124872-8-anup.patel@oss.qualcomm.com>","date":"2026-02-13T05:53:41","name":"[v2,7/8] lib: sbi_irqchip: Associate 32-bit unique ID for each irqchip device","mbox":"http://patchwork.ozlabs.org/project/opensbi/patch/20260213055342.3124872-8-anup.patel@oss.qualcomm.com/mbox/"},{"id":2196221,"url":"http://patchwork.ozlabs.org/api/1.0/patches/2196221/?format=json","msgid":"<20260213055342.3124872-9-anup.patel@oss.qualcomm.com>","date":"2026-02-13T05:53:42","name":"[v2,8/8] lib: sbi_irqchip: Allow registering interrupt handlers","mbox":"http://patchwork.ozlabs.org/project/opensbi/patch/20260213055342.3124872-9-anup.patel@oss.qualcomm.com/mbox/"}]}