{"id":485896,"url":"http://patchwork.ozlabs.org/api/1.0/series/485896/?format=json","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.0/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"name":"More extendable PMU subsystem.","date":"2025-12-18T18:31:20","submitter":{"id":92294,"url":"http://patchwork.ozlabs.org/api/1.0/people/92294/?format=json","name":"Aleksandr Sergeev","email":"sergeev0xef@gmail.com"},"version":1,"total":6,"received_total":6,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/485896/mbox/","cover_letter":{"id":2175694,"url":"http://patchwork.ozlabs.org/api/1.0/covers/2175694/?format=json","msgid":"<20251218183122.408690-1-sergeev0xef@gmail.com>","date":"2025-12-18T18:31:15","name":"[RFC,0/6] More extendable PMU subsystem."},"patches":[{"id":2175697,"url":"http://patchwork.ozlabs.org/api/1.0/patches/2175697/?format=json","msgid":"<20251218183122.408690-2-sergeev0xef@gmail.com>","date":"2025-12-18T18:31:16","name":"[RFC,1/6] target/riscv: Refactor counter index calculation.","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20251218183122.408690-2-sergeev0xef@gmail.com/mbox/"},{"id":2175698,"url":"http://patchwork.ozlabs.org/api/1.0/patches/2175698/?format=json","msgid":"<20251218183122.408690-3-sergeev0xef@gmail.com>","date":"2025-12-18T18:31:17","name":"[RFC,2/6] target/riscv: Reimplement Smcdeleg/Ssccfg via read_*, write_* methods","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20251218183122.408690-3-sergeev0xef@gmail.com/mbox/"},{"id":2175699,"url":"http://patchwork.ozlabs.org/api/1.0/patches/2175699/?format=json","msgid":"<20251218183122.408690-4-sergeev0xef@gmail.com>","date":"2025-12-18T18:31:18","name":"[RFC,3/6] target/riscv: Get rid of hardcoded SBI events.","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20251218183122.408690-4-sergeev0xef@gmail.com/mbox/"},{"id":2175696,"url":"http://patchwork.ozlabs.org/api/1.0/patches/2175696/?format=json","msgid":"<20251218183122.408690-5-sergeev0xef@gmail.com>","date":"2025-12-18T18:31:19","name":"[RFC,4/6] target/riscv: Rearrange custom hpm counter api","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20251218183122.408690-5-sergeev0xef@gmail.com/mbox/"},{"id":2175693,"url":"http://patchwork.ozlabs.org/api/1.0/patches/2175693/?format=json","msgid":"<20251218183122.408690-6-sergeev0xef@gmail.com>","date":"2025-12-18T18:31:20","name":"[RFC,5/6] target/riscv: Add PMU events implementation for `virt`","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20251218183122.408690-6-sergeev0xef@gmail.com/mbox/"},{"id":2175695,"url":"http://patchwork.ozlabs.org/api/1.0/patches/2175695/?format=json","msgid":"<20251218183122.408690-7-sergeev0xef@gmail.com>","date":"2025-12-18T18:31:21","name":"[RFC,6/6] target/riscv/machine: Add smcntrpmf registers to VMStateDescription","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20251218183122.408690-7-sergeev0xef@gmail.com/mbox/"}]}