{"id":485748,"url":"http://patchwork.ozlabs.org/api/1.0/series/485748/?format=json","project":{"id":17,"url":"http://patchwork.ozlabs.org/api/1.0/projects/17/?format=json","name":"GNU Compiler Collection","link_name":"gcc","list_id":"gcc-patches.gcc.gnu.org","list_email":"gcc-patches@gcc.gnu.org","web_url":null,"scm_url":null,"webscm_url":null},"name":"VLS-related stuff.","date":"2025-12-17T19:00:18","submitter":{"id":86205,"url":"http://patchwork.ozlabs.org/api/1.0/people/86205/?format=json","name":"Robin Dapp","email":"rdapp.gcc@gmail.com"},"version":3,"total":4,"received_total":4,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/485748/mbox/","cover_letter":{"id":2175318,"url":"http://patchwork.ozlabs.org/api/1.0/covers/2175318/?format=json","msgid":"<20251217190018.487429-1-rdapp@ventanamicro.com>","date":"2025-12-17T19:00:14","name":"[v3,0/4] VLS-related stuff."},"patches":[{"id":2175316,"url":"http://patchwork.ozlabs.org/api/1.0/patches/2175316/?format=json","msgid":"<20251217190018.487429-2-rdapp@ventanamicro.com>","date":"2025-12-17T19:00:15","name":"[v3,1/4] RISC-V: Change gather/scatter iterators.","mbox":"http://patchwork.ozlabs.org/project/gcc/patch/20251217190018.487429-2-rdapp@ventanamicro.com/mbox/"},{"id":2175317,"url":"http://patchwork.ozlabs.org/api/1.0/patches/2175317/?format=json","msgid":"<20251217190018.487429-3-rdapp@ventanamicro.com>","date":"2025-12-17T19:00:16","name":"[v3,2/4] RISC-V: Rename vector-mode related functions.","mbox":"http://patchwork.ozlabs.org/project/gcc/patch/20251217190018.487429-3-rdapp@ventanamicro.com/mbox/"},{"id":2175319,"url":"http://patchwork.ozlabs.org/api/1.0/patches/2175319/?format=json","msgid":"<20251217190018.487429-4-rdapp@ventanamicro.com>","date":"2025-12-17T19:00:17","name":"[v3,3/4] RISC-V: Add VLS modes to autovec iterators.","mbox":"http://patchwork.ozlabs.org/project/gcc/patch/20251217190018.487429-4-rdapp@ventanamicro.com/mbox/"},{"id":2175315,"url":"http://patchwork.ozlabs.org/api/1.0/patches/2175315/?format=json","msgid":"<20251217190018.487429-5-rdapp@ventanamicro.com>","date":"2025-12-17T19:00:18","name":"[v3,4/4] RISC-V: Generic vec_extract via subreg.","mbox":"http://patchwork.ozlabs.org/project/gcc/patch/20251217190018.487429-5-rdapp@ventanamicro.com/mbox/"}]}