{"id":345,"url":"http://patchwork.ozlabs.org/api/1.0/series/345/?format=json","project":{"id":18,"url":"http://patchwork.ozlabs.org/api/1.0/projects/18/?format=json","name":"U-Boot","link_name":"uboot","list_id":"u-boot.lists.denx.de","list_email":"u-boot@lists.denx.de","web_url":null,"scm_url":null,"webscm_url":null},"name":"Add FPGA, SDRAM drivers and booting to U-boot","date":"2017-08-29T10:45:42","submitter":{"id":70549,"url":"http://patchwork.ozlabs.org/api/1.0/people/70549/?format=json","name":"Chee, Tien Fong","email":"tien.fong.chee@intel.com"},"version":1,"total":19,"received_total":19,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/345/mbox/","cover_letter":{"id":807032,"url":"http://patchwork.ozlabs.org/api/1.0/covers/807032/?format=json","msgid":"<1504003561-6290-1-git-send-email-tien.fong.chee@intel.com>","date":"2017-08-29T10:45:42","name":"[U-Boot,00/19] Add FPGA, SDRAM drivers and booting to U-boot"},"patches":[{"id":807046,"url":"http://patchwork.ozlabs.org/api/1.0/patches/807046/?format=json","msgid":"<1504003561-6290-2-git-send-email-tien.fong.chee@intel.com>","date":"2017-08-29T10:45:43","name":"[U-Boot,01/19] configs: Add FPGA loadfs config for Arria 10","mbox":"http://patchwork.ozlabs.org/project/uboot/patch/1504003561-6290-2-git-send-email-tien.fong.chee@intel.com/mbox/"},{"id":807045,"url":"http://patchwork.ozlabs.org/api/1.0/patches/807045/?format=json","msgid":"<1504003561-6290-3-git-send-email-tien.fong.chee@intel.com>","date":"2017-08-29T10:45:44","name":"[U-Boot,02/19] configs: Add FAT fs support for SPL","mbox":"http://patchwork.ozlabs.org/project/uboot/patch/1504003561-6290-3-git-send-email-tien.fong.chee@intel.com/mbox/"},{"id":807061,"url":"http://patchwork.ozlabs.org/api/1.0/patches/807061/?format=json","msgid":"<1504003561-6290-4-git-send-email-tien.fong.chee@intel.com>","date":"2017-08-29T10:45:45","name":"[U-Boot,03/19] arm: socfpga: Add driver for flash to program FPGA","mbox":"http://patchwork.ozlabs.org/project/uboot/patch/1504003561-6290-4-git-send-email-tien.fong.chee@intel.com/mbox/"},{"id":807040,"url":"http://patchwork.ozlabs.org/api/1.0/patches/807040/?format=json","msgid":"<1504003561-6290-5-git-send-email-tien.fong.chee@intel.com>","date":"2017-08-29T10:45:46","name":"[U-Boot,04/19] arm: socfpga: Add FPGA loadfs command support","mbox":"http://patchwork.ozlabs.org/project/uboot/patch/1504003561-6290-5-git-send-email-tien.fong.chee@intel.com/mbox/"},{"id":807036,"url":"http://patchwork.ozlabs.org/api/1.0/patches/807036/?format=json","msgid":"<1504003561-6290-6-git-send-email-tien.fong.chee@intel.com>","date":"2017-08-29T10:45:47","name":"[U-Boot,05/19] arm: socfpga: Enhance FPGA program support with at least 4 byte data","mbox":"http://patchwork.ozlabs.org/project/uboot/patch/1504003561-6290-6-git-send-email-tien.fong.chee@intel.com/mbox/"},{"id":807060,"url":"http://patchwork.ozlabs.org/api/1.0/patches/807060/?format=json","msgid":"<1504003561-6290-7-git-send-email-tien.fong.chee@intel.com>","date":"2017-08-29T10:45:48","name":"[U-Boot,06/19] arm: socfpga: Rename the gen5 sdram driver to more specific name","mbox":"http://patchwork.ozlabs.org/project/uboot/patch/1504003561-6290-7-git-send-email-tien.fong.chee@intel.com/mbox/"},{"id":807047,"url":"http://patchwork.ozlabs.org/api/1.0/patches/807047/?format=json","msgid":"<1504003561-6290-8-git-send-email-tien.fong.chee@intel.com>","date":"2017-08-29T10:45:49","name":"[U-Boot,07/19] arm: socfpga: Add DRAM bank size initialization function","mbox":"http://patchwork.ozlabs.org/project/uboot/patch/1504003561-6290-8-git-send-email-tien.fong.chee@intel.com/mbox/"},{"id":807037,"url":"http://patchwork.ozlabs.org/api/1.0/patches/807037/?format=json","msgid":"<1504003561-6290-9-git-send-email-tien.fong.chee@intel.com>","date":"2017-08-29T10:45:50","name":"[U-Boot,08/19] arm: socfpga: Add COMPAT macro for Network on Chip(NoC)","mbox":"http://patchwork.ozlabs.org/project/uboot/patch/1504003561-6290-9-git-send-email-tien.fong.chee@intel.com/mbox/"},{"id":807053,"url":"http://patchwork.ozlabs.org/api/1.0/patches/807053/?format=json","msgid":"<1504003561-6290-10-git-send-email-tien.fong.chee@intel.com>","date":"2017-08-29T10:45:51","name":"[U-Boot,09/19] arm: socfpga: Add DDR driver for Arria 10","mbox":"http://patchwork.ozlabs.org/project/uboot/patch/1504003561-6290-10-git-send-email-tien.fong.chee@intel.com/mbox/"},{"id":807049,"url":"http://patchwork.ozlabs.org/api/1.0/patches/807049/?format=json","msgid":"<1504003561-6290-11-git-send-email-tien.fong.chee@intel.com>","date":"2017-08-29T10:45:52","name":"[U-Boot,10/19] configs: Add DDR Kconfig support for Arria 10","mbox":"http://patchwork.ozlabs.org/project/uboot/patch/1504003561-6290-11-git-send-email-tien.fong.chee@intel.com/mbox/"},{"id":807067,"url":"http://patchwork.ozlabs.org/api/1.0/patches/807067/?format=json","msgid":"<1504003561-6290-12-git-send-email-tien.fong.chee@intel.com>","date":"2017-08-29T10:45:53","name":"[U-Boot,11/19] arm: socfpga: Enable build for DDR Arria 10","mbox":"http://patchwork.ozlabs.org/project/uboot/patch/1504003561-6290-12-git-send-email-tien.fong.chee@intel.com/mbox/"},{"id":807066,"url":"http://patchwork.ozlabs.org/api/1.0/patches/807066/?format=json","msgid":"<1504003561-6290-13-git-send-email-tien.fong.chee@intel.com>","date":"2017-08-29T10:45:54","name":"[U-Boot,12/19] doc: dtbinding: Add Intel Arria 10 SoCFPGA chosen binding","mbox":"http://patchwork.ozlabs.org/project/uboot/patch/1504003561-6290-13-git-send-email-tien.fong.chee@intel.com/mbox/"},{"id":807048,"url":"http://patchwork.ozlabs.org/api/1.0/patches/807048/?format=json","msgid":"<1504003561-6290-14-git-send-email-tien.fong.chee@intel.com>","date":"2017-08-29T10:45:55","name":"[U-Boot,13/19] dts: Add the FPGA design file name to DTS","mbox":"http://patchwork.ozlabs.org/project/uboot/patch/1504003561-6290-14-git-send-email-tien.fong.chee@intel.com/mbox/"},{"id":807042,"url":"http://patchwork.ozlabs.org/api/1.0/patches/807042/?format=json","msgid":"<1504003561-6290-15-git-send-email-tien.fong.chee@intel.com>","date":"2017-08-29T10:45:56","name":"[U-Boot,14/19] dts: Add device storage and partition to DTS","mbox":"http://patchwork.ozlabs.org/project/uboot/patch/1504003561-6290-15-git-send-email-tien.fong.chee@intel.com/mbox/"},{"id":807062,"url":"http://patchwork.ozlabs.org/api/1.0/patches/807062/?format=json","msgid":"<1504003561-6290-16-git-send-email-tien.fong.chee@intel.com>","date":"2017-08-29T10:45:57","name":"[U-Boot,15/19] arm: socfpga: Add support to memory allocation in SPL","mbox":"http://patchwork.ozlabs.org/project/uboot/patch/1504003561-6290-16-git-send-email-tien.fong.chee@intel.com/mbox/"},{"id":807054,"url":"http://patchwork.ozlabs.org/api/1.0/patches/807054/?format=json","msgid":"<1504003561-6290-17-git-send-email-tien.fong.chee@intel.com>","date":"2017-08-29T10:45:58","name":"[U-Boot,16/19] arm: socfpga: Enhance Intel SoCFPGA program header to support Arria 10","mbox":"http://patchwork.ozlabs.org/project/uboot/patch/1504003561-6290-17-git-send-email-tien.fong.chee@intel.com/mbox/"},{"id":807085,"url":"http://patchwork.ozlabs.org/api/1.0/patches/807085/?format=json","msgid":"<1504003561-6290-18-git-send-email-tien.fong.chee@intel.com>","date":"2017-08-29T10:45:59","name":"[U-Boot,17/19] arm: socfpga: Adding clock frequency info for U-boot","mbox":"http://patchwork.ozlabs.org/project/uboot/patch/1504003561-6290-18-git-send-email-tien.fong.chee@intel.com/mbox/"},{"id":807063,"url":"http://patchwork.ozlabs.org/api/1.0/patches/807063/?format=json","msgid":"<1504003561-6290-19-git-send-email-tien.fong.chee@intel.com>","date":"2017-08-29T10:46:00","name":"[U-Boot,18/19] arm: socfpga: Adding SoCFPGA info for both SPL and U-boot","mbox":"http://patchwork.ozlabs.org/project/uboot/patch/1504003561-6290-19-git-send-email-tien.fong.chee@intel.com/mbox/"},{"id":807057,"url":"http://patchwork.ozlabs.org/api/1.0/patches/807057/?format=json","msgid":"<1504003561-6290-20-git-send-email-tien.fong.chee@intel.com>","date":"2017-08-29T10:46:01","name":"[U-Boot,19/19] arm: socfpga: Enable SPL loading U-boot to DDR and booting U-boot","mbox":"http://patchwork.ozlabs.org/project/uboot/patch/1504003561-6290-20-git-send-email-tien.fong.chee@intel.com/mbox/"}]}