{"id":806550,"url":"http://patchwork.ozlabs.org/api/1.0/patches/806550/?format=json","project":{"id":18,"url":"http://patchwork.ozlabs.org/api/1.0/projects/18/?format=json","name":"U-Boot","link_name":"uboot","list_id":"u-boot.lists.denx.de","list_email":"u-boot@lists.denx.de","web_url":null,"scm_url":null,"webscm_url":null},"msgid":"<20170828121311.21576-1-marek.vasut+renesas@gmail.com>","date":"2017-08-28T12:13:11","name":"[U-Boot] ARM: rmobile: Add missing IPSR18 bits to R8A7795 PFC","commit_ref":"0d0915bef756cb708c84462b8b2ade2606370167","pull_url":null,"state":"accepted","archived":false,"hash":"7a58e3f24802d471228b1fef155d6c53229fd012","submitter":{"id":1124,"url":"http://patchwork.ozlabs.org/api/1.0/people/1124/?format=json","name":"Marek Vasut","email":"marek.vasut@gmail.com"},"delegate":{"id":1750,"url":"http://patchwork.ozlabs.org/api/1.0/users/1750/?format=json","username":"iwamatsu","first_name":"Nobuhiro","last_name":"Iwamatsu","email":"iwamatsu@nigauri.org"},"mbox":"http://patchwork.ozlabs.org/project/uboot/patch/20170828121311.21576-1-marek.vasut+renesas@gmail.com/mbox/","series":[{"id":151,"url":"http://patchwork.ozlabs.org/api/1.0/series/151/?format=json","date":"2017-08-28T12:13:11","name":"[U-Boot] ARM: rmobile: Add missing IPSR18 bits to R8A7795 PFC","version":1,"mbox":"http://patchwork.ozlabs.org/series/151/mbox/"}],"check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/806550/checks/","tags":{},"headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@bilbo.ozlabs.org","Authentication-Results":["ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=lists.denx.de\n\t(client-ip=81.169.180.215; helo=lists.denx.de;\n\tenvelope-from=u-boot-bounces@lists.denx.de;\n\treceiver=)","ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (2048-bit key;\n\tunprotected) header.d=gmail.com header.i=@gmail.com\n\theader.b=\"VmCfxDar\"; dkim-atps=neutral"],"Received":["from lists.denx.de (dione.denx.de [81.169.180.215])\n\tby ozlabs.org (Postfix) with ESMTP id 3xgrK95vxkz9s8w\n\tfor ;\n\tMon, 28 Aug 2017 22:13:49 +1000 (AEST)","by lists.denx.de (Postfix, from userid 105)\n\tid 2BDD8C224AD; Mon, 28 Aug 2017 12:13:25 +0000 (UTC)","from lists.denx.de (localhost [IPv6:::1])\n\tby lists.denx.de (Postfix) with ESMTP id 10588C224D7;\n\tMon, 28 Aug 2017 12:13:22 +0000 (UTC)","by lists.denx.de (Postfix, from userid 105)\n\tid A6E17C224C1; Mon, 28 Aug 2017 12:13:15 +0000 (UTC)","from mail-wm0-f67.google.com (mail-wm0-f67.google.com\n\t[74.125.82.67])\n\tby lists.denx.de (Postfix) with ESMTPS id 645B9C224CB\n\tfor ; Mon, 28 Aug 2017 12:13:15 +0000 (UTC)","by mail-wm0-f67.google.com with SMTP id u26so377640wma.5\n\tfor ; Mon, 28 Aug 2017 05:13:15 -0700 (PDT)","from kurokawa.lan (ip-86-49-107-50.net.upcbroadband.cz.\n\t[86.49.107.50]) by smtp.gmail.com with ESMTPSA id\n\tt8sm301655wrg.21.2017.08.28.05.13.13\n\t(version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);\n\tMon, 28 Aug 2017 05:13:14 -0700 (PDT)"],"X-Spam-Checker-Version":"SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de","X-Spam-Level":"","X-Spam-Status":"No, score=-0.0 required=5.0 tests=FREEMAIL_FROM,\n\tRCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H3, RCVD_IN_MSPIKE_WL,\n\tT_DKIM_INVALID\n\tautolearn=unavailable autolearn_force=no version=3.4.0","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;\n\th=from:to:cc:subject:date:message-id;\n\tbh=ezdlI0gjbUVMAa4EsRP6WI3sd5Q95srAVxFSQJIzMFA=;\n\tb=VmCfxDarpDKPAWk1Ve6Ls75cgBMAAljI6cHAbSXwaRvelzwxZHsD3GRb12cSGHynaG\n\tJ0Ko5Lm2XeMFy7+u/OHkBQ9VZdy5MuDUqKDvkmWG49BPme8pzZ7EPBsC/lPY2QfLqW+Q\n\tPO9oWb3aqgBHK2mvzLCnMfEEZ1JikKdMQIjbk9J8kUH85547cmgPuCK3t5KiAm8g9z1e\n\tZ93fUS7ZU2Tl8p8EtjhOasfWni0sQedlJEpTDDIbBgP1EHaOXqCuM24O0pRUzD6u7abq\n\t+bVyPgoVLF7n4kg++2AfLbTiraj3/uVa/lwKn2uwbiByDcbQfx4cqPZrOqk3YFk36s5a\n\tYAXw==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=1e100.net; s=20161025;\n\th=x-gm-message-state:from:to:cc:subject:date:message-id;\n\tbh=ezdlI0gjbUVMAa4EsRP6WI3sd5Q95srAVxFSQJIzMFA=;\n\tb=RzJhj5e2Hkts0q8r/zKeSEWCcR7CNyOWJU5Zk02iI0tAaxf9TAPrOY6TfpwwRDsri8\n\tDCCPhy1zyKj6uIDT9RP3PIzH3D0meT9bBiEeQ0BuTKzjzLz4Do5Mmpt6U3Ekir03a9iT\n\tMVD53swuHxrshcybGx3tRtHK4GG/6fF92aX7I66HkgHxmsf3TLopl4ryWNcvBEupztlB\n\ttO3BstDuDnUUC5ZTyO8EbjyigxVDzBtUIFt1gzixxmz/SJl7G2qdW9LE1d1duW/hrAhA\n\tB+5zrnKNUPwXZ0aCGxV9wXPsQMkQIYdtuiLTDQakttV3+DfhQiI9I+9O2rcDE4RJ1/0c\n\t2faQ==","X-Gm-Message-State":"AHYfb5iW0iXHC3PsS8QOA9hF4OQd4rgdVR5BBRkfZdsIR/x5A2Jkzat4\n\tH759IgNKF/7Yf85Y08k=","X-Received":"by 10.28.225.86 with SMTP id y83mr236520wmg.147.1503922394880;\n\tMon, 28 Aug 2017 05:13:14 -0700 (PDT)","From":"Marek Vasut ","X-Google-Original-From":"Marek Vasut ","To":"u-boot@lists.denx.de","Date":"Mon, 28 Aug 2017 14:13:11 +0200","Message-Id":"<20170828121311.21576-1-marek.vasut+renesas@gmail.com>","X-Mailer":"git-send-email 2.11.0","Cc":"Marek Vasut ","Subject":"[U-Boot] [PATCH] ARM: rmobile: Add missing IPSR18 bits to R8A7795\n\tPFC","X-BeenThere":"u-boot@lists.denx.de","X-Mailman-Version":"2.1.18","Precedence":"list","List-Id":"U-Boot discussion ","List-Unsubscribe":",\n\t","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n\t","MIME-Version":"1.0","Content-Type":"text/plain; charset=\"utf-8\"","Content-Transfer-Encoding":"base64","Errors-To":"u-boot-bounces@lists.denx.de","Sender":"\"U-Boot\" "},"content":"The IPSR18 register bits were missing from the R8A7795 ES2.0+ PFC\ntables, which triggered a BUG() in sh_pfc driver. This is because\nof an out-of-bounds access to the pinmux_gpios[] array in the PFC\ntables, which was too short due to the missing IPSR18 bits.\n\nSigned-off-by: Marek Vasut \nCc: Nobuhiro Iwamatsu \n---\n arch/arm/mach-rmobile/pfc-r8a7795.c | 42 +++++++++++++++++++++++++++++++++++++\n 1 file changed, 42 insertions(+)","diff":"diff --git a/arch/arm/mach-rmobile/pfc-r8a7795.c b/arch/arm/mach-rmobile/pfc-r8a7795.c\nindex 4446093973..93aaf31ed9 100644\n--- a/arch/arm/mach-rmobile/pfc-r8a7795.c\n+++ b/arch/arm/mach-rmobile/pfc-r8a7795.c\n@@ -2185,6 +2185,27 @@ enum {\n \tFSO_TOEx_MARK,\n \tTPU0TO1_MARK,\n \n+\t/* IPSR18 */\n+\tUSB3_PWEN_IMARK,\n+\tAUDIO_CLKOUT2_B_MARK,\n+\tSSI_SCK9_B_MARK,\n+\tTS_SDEN0_E_MARK,\n+\tSTP_ISEN_0_E_MARK,\n+\tRIF2_D0_B_MARK,\n+\tTPU0TO2_MARK,\n+\tFMCLK_C_MARK,\n+\tFMCLK_D_MARK,\n+\n+\tUSB3_OVC_IMARK,\n+\tAUDIO_CLKOUT3_B_MARK,\n+\tSSI_WS9_B_MARK,\n+\tTS_SPSYNC0_E_MARK,\n+\tSTP_ISSYNC_0_E_MARK,\n+\tRIF2_D1_B_MARK,\n+\tTPU0TO3_MARK,\n+\tFMIN_C_MARK,\n+\tFMIN_D_MARK,\n+\n \tPINMUX_MARK_END,\n };\n \n@@ -3288,6 +3309,27 @@ static struct pinmux_gpio pinmux_gpios[] = {\n \tGPIO_FN(RIF3_D1_B),\n \tGPIO_FN(FSO_TOEx),\n \tGPIO_FN(TPU0TO1),\n+\n+\t/* IPSR18 */\n+\tGPIO_IFN(USB3_PWEN),\n+\tGPIO_FN(AUDIO_CLKOUT2_B),\n+\tGPIO_FN(SSI_SCK9_B),\n+\tGPIO_FN(TS_SDEN0_E),\n+\tGPIO_FN(STP_ISEN_0_E),\n+\tGPIO_FN(RIF2_D0_B),\n+\tGPIO_FN(TPU0TO2),\n+\tGPIO_FN(FMCLK_C),\n+\tGPIO_FN(FMCLK_D),\n+\n+\tGPIO_IFN(USB3_OVC),\n+\tGPIO_FN(AUDIO_CLKOUT3_B),\n+\tGPIO_FN(SSI_WS9_B),\n+\tGPIO_FN(TS_SPSYNC0_E),\n+\tGPIO_FN(STP_ISSYNC_0_E),\n+\tGPIO_FN(RIF2_D1_B),\n+\tGPIO_FN(TPU0TO3),\n+\tGPIO_FN(FMIN_C),\n+\tGPIO_FN(FMIN_D),\n };\n \n static struct pinmux_cfg_reg pinmux_config_regs[] = {\n","prefixes":["U-Boot"]}