{"id":806529,"url":"http://patchwork.ozlabs.org/api/1.0/patches/806529/?format=json","project":{"id":18,"url":"http://patchwork.ozlabs.org/api/1.0/projects/18/?format=json","name":"U-Boot","link_name":"uboot","list_id":"u-boot.lists.denx.de","list_email":"u-boot@lists.denx.de","web_url":null,"scm_url":null,"webscm_url":null},"msgid":"<1503918948-1436-1-git-send-email-jteki@openedev.com>","date":"2017-08-28T11:15:47","name":"[U-Boot,1/2] i.MX6Q: spl: Fix falcon to use dram_init_banksize","commit_ref":"46668df5d0a94c6f546bcd31bd56c0ded7b4193f","pull_url":null,"state":"accepted","archived":false,"hash":"6d8f54c8dd5c53921078e817be7d5a139ba9166b","submitter":{"id":20045,"url":"http://patchwork.ozlabs.org/api/1.0/people/20045/?format=json","name":"Jagan Teki","email":"jagannadh.teki@gmail.com"},"delegate":{"id":1693,"url":"http://patchwork.ozlabs.org/api/1.0/users/1693/?format=json","username":"sbabic","first_name":"Stefano","last_name":"Babic","email":"sbabic@denx.de"},"mbox":"http://patchwork.ozlabs.org/project/uboot/patch/1503918948-1436-1-git-send-email-jteki@openedev.com/mbox/","series":[{"id":137,"url":"http://patchwork.ozlabs.org/api/1.0/series/137/?format=json","date":"2017-08-28T11:15:47","name":"[U-Boot,1/2] i.MX6Q: spl: Fix falcon to use dram_init_banksize","version":1,"mbox":"http://patchwork.ozlabs.org/series/137/mbox/"}],"check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/806529/checks/","tags":{},"headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@bilbo.ozlabs.org","Authentication-Results":["ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=lists.denx.de\n\t(client-ip=81.169.180.215; helo=lists.denx.de;\n\tenvelope-from=u-boot-bounces@lists.denx.de;\n\treceiver=)","ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (2048-bit key;\n\tunprotected) header.d=gmail.com header.i=@gmail.com\n\theader.b=\"NHuJc46a\"; dkim-atps=neutral"],"Received":["from lists.denx.de (dione.denx.de [81.169.180.215])\n\tby ozlabs.org (Postfix) with ESMTP id 3xgq2r2SGGz9sNc\n\tfor ;\n\tMon, 28 Aug 2017 21:16:20 +1000 (AEST)","by lists.denx.de (Postfix, from userid 105)\n\tid B4319C220D1; Mon, 28 Aug 2017 11:16:06 +0000 (UTC)","from lists.denx.de (localhost [IPv6:::1])\n\tby lists.denx.de (Postfix) with ESMTP id 77469C21EBC;\n\tMon, 28 Aug 2017 11:16:04 +0000 (UTC)","by lists.denx.de (Postfix, from userid 105)\n\tid 835E8C21E07; Mon, 28 Aug 2017 11:16:03 +0000 (UTC)","from mail-pf0-f195.google.com (mail-pf0-f195.google.com\n\t[209.85.192.195])\n\tby lists.denx.de (Postfix) with ESMTPS id 30827C21DAB\n\tfor ; Mon, 28 Aug 2017 11:16:02 +0000 (UTC)","by mail-pf0-f195.google.com with SMTP id c28so128097pfe.0\n\tfor ; Mon, 28 Aug 2017 04:16:02 -0700 (PDT)","from localhost.localdomain ([115.97.191.18])\n\tby smtp.gmail.com with ESMTPSA id\n\tz7sm402861pgb.24.2017.08.28.04.15.55\n\t(version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128);\n\tMon, 28 Aug 2017 04:15:59 -0700 (PDT)"],"X-Spam-Checker-Version":"SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de","X-Spam-Level":"","X-Spam-Status":"No, score=0.0 required=5.0 tests=FREEMAIL_FROM,\n\tRCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2,\n\tT_DKIM_INVALID autolearn=unavailable\n\tautolearn_force=no version=3.4.0","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;\n\th=from:to:cc:subject:date:message-id;\n\tbh=oc9rlgoPmc/dUzE132VCi6SD8hahzqPG971X/n4cnTw=;\n\tb=NHuJc46aE0SGJ6kcxN/jO3RnzhIaY3M0wCiGqGt4VCYGxukL8MmnaiH3LqmsBrIti6\n\t8gP46eArNg4OhiTiU6UHf2RGimN3pKBDWCMVQoRoRNuYKfcJPg1Xe+rdpQuJzMNsdg9Y\n\tpZhbXEKz+WlosIx1LgJpdWpMnrYdhVcOGCKfDrzFNToN1d+nvxRw7JlRjaXFHcn99P8O\n\tyy2HBN5G6ZzZZRRPmVVYdMrb++e/KYipfonk0ba7D1AtvbTuQTqmq3uFY4rgQCtc05Lu\n\tm+4/15PzvMh+G9c9+Pgnc8I8LfWoD1rDPDLmoRbhNbiWBBqeuUFSjkmkJlrJge46NJYO\n\t8FAA==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=1e100.net; s=20161025;\n\th=x-gm-message-state:from:to:cc:subject:date:message-id;\n\tbh=oc9rlgoPmc/dUzE132VCi6SD8hahzqPG971X/n4cnTw=;\n\tb=gWzno82X722tmy2XapT2WxzaDjedxj2Vt1xG28LDzyvIZHk73uXUOfBMqos5sFAxeb\n\tXWcTR7iP5DWdbrfgxApMoATulY3Cqw3N9BNXxVX3U3I4kneM6Q8jdc06uTfv46I5De5b\n\tCEpNeb/78/JMcLVrbbZ1RO9jRfkSBL5CWY4bB+p8gk3yfQgdaVlnY1D+s5Ad6apF8uol\n\t9PlBInaaFwbj/Ib/UYl1WLWt6kDwIlNK7Ezjr6QtC9dsm2eq0G3Qr3HtqlYuvIyGcMvE\n\tx+aPBh+gSG8uzrecjsf8X9q85G8aqZcHgYOoZNg7V0Q5RJPHou7e/cJDahqTY8dJFeuJ\n\tfu/g==","X-Gm-Message-State":"AHYfb5j0UBe/rQGQc+0s/f1jXnh2/nmMRX174aA+XElOSB3mrLR5o3Da\n\tFm6A1g4akj9A8VZb","X-Received":"by 10.84.218.6 with SMTP id q6mr240395pli.301.1503918960178;\n\tMon, 28 Aug 2017 04:16:00 -0700 (PDT)","From":"Jagan Teki ","X-Google-Original-From":"Jagan Teki ","To":"u-boot@lists.denx.de","Date":"Mon, 28 Aug 2017 16:45:47 +0530","Message-Id":"<1503918948-1436-1-git-send-email-jteki@openedev.com>","X-Mailer":"git-send-email 2.7.4","Cc":"Tom Rini , Fabio Estevam ","Subject":"[U-Boot] [PATCH 1/2] i.MX6Q: spl: Fix falcon to use\n\tdram_init_banksize","X-BeenThere":"u-boot@lists.denx.de","X-Mailman-Version":"2.1.18","Precedence":"list","List-Id":"U-Boot discussion ","List-Unsubscribe":",\n\t","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n\t","MIME-Version":"1.0","Content-Type":"text/plain; charset=\"utf-8\"","Content-Transfer-Encoding":"base64","Errors-To":"u-boot-bounces@lists.denx.de","Sender":"\"U-Boot\" "},"content":"From: Jagan Teki \n\nMemory dt node update introduced by spl_fixup_fdt() in below\ncommit was making DDR configuration in-appropriate\nto boot falcon mode. Hence added dram_init_banksize for\nexplicit assignment of proper base and size of DDR.\n\n\"boot: fdt: Perform arch_fixup_fdt() on the given device tree for falcon boot\"\n(sha1: 6e7585bb64b12f632681c80c4b193349e1985d92)\n\nSigned-off-by: Jagan Teki \n---\n arch/arm/mach-imx/spl.c | 12 ++++++++++++\n 1 file changed, 12 insertions(+)","diff":"diff --git a/arch/arm/mach-imx/spl.c b/arch/arm/mach-imx/spl.c\nindex 75698c4..0979458 100644\n--- a/arch/arm/mach-imx/spl.c\n+++ b/arch/arm/mach-imx/spl.c\n@@ -15,6 +15,8 @@\n #include \n #include \n \n+DECLARE_GLOBAL_DATA_PTR;\n+\n #if defined(CONFIG_MX6)\n /* determine boot device from SRC_SBMR1 (BOOT_CFG[4:1]) or SRC_GPR9 register */\n u32 spl_boot_device(void)\n@@ -126,3 +128,13 @@ __weak void __noreturn jump_to_image_no_args(struct spl_image_info *spl_image)\n }\n \n #endif\n+\n+#if defined(CONFIG_MX6) && defined(CONFIG_SPL_OS_BOOT)\n+int dram_init_banksize(void)\n+{\n+\tgd->bd->bi_dram[0].start = CONFIG_SYS_SDRAM_BASE;\n+\tgd->bd->bi_dram[0].size = imx_ddr_size();\n+\n+\treturn 0;\n+}\n+#endif\n","prefixes":["U-Boot","1/2"]}