{"id":806295,"url":"http://patchwork.ozlabs.org/api/1.0/patches/806295/?format=json","project":{"id":17,"url":"http://patchwork.ozlabs.org/api/1.0/projects/17/?format=json","name":"GNU Compiler Collection","link_name":"gcc","list_id":"gcc-patches.gcc.gnu.org","list_email":"gcc-patches@gcc.gnu.org","web_url":null,"scm_url":null,"webscm_url":null},"msgid":"<CAFULd4aUAV_aNLnP-wV1ooz1HSh6+zez_+Qm1gkYpLdqkUbCUw@mail.gmail.com>","date":"2017-08-27T18:04:03","name":"[i386] : Fix PR 81995, error: unrecognizable insn","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"bcb4543b0b5fd7534cec247a5aad3a6f0d1740ff","submitter":{"id":808,"url":"http://patchwork.ozlabs.org/api/1.0/people/808/?format=json","name":"Uros Bizjak","email":"ubizjak@gmail.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/gcc/patch/CAFULd4aUAV_aNLnP-wV1ooz1HSh6+zez_+Qm1gkYpLdqkUbCUw@mail.gmail.com/mbox/","series":[{"id":37,"url":"http://patchwork.ozlabs.org/api/1.0/series/37/?format=json","date":"2017-08-27T18:04:03","name":"[i386] : Fix PR 81995, error: unrecognizable insn","version":1,"mbox":"http://patchwork.ozlabs.org/series/37/mbox/"}],"check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/806295/checks/","tags":{},"headers":{"Return-Path":"<gcc-patches-return-460992-incoming=patchwork.ozlabs.org@gcc.gnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":["patchwork-incoming@bilbo.ozlabs.org","mailing list gcc-patches@gcc.gnu.org"],"Authentication-Results":["ozlabs.org;\n\tspf=pass (mailfrom) smtp.mailfrom=gcc.gnu.org\n\t(client-ip=209.132.180.131; helo=sourceware.org;\n\tenvelope-from=gcc-patches-return-460992-incoming=patchwork.ozlabs.org@gcc.gnu.org;\n\treceiver=<UNKNOWN>)","ozlabs.org; dkim=pass (1024-bit key;\n\tunprotected) header.d=gcc.gnu.org header.i=@gcc.gnu.org\n\theader.b=\"ECDayBwd\"; dkim-atps=neutral","sourceware.org; auth=none"],"Received":["from sourceware.org (server1.sourceware.org [209.132.180.131])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256\n\tbits)) (No client certificate requested)\n\tby ozlabs.org (Postfix) with ESMTPS id 3xgN825lx2z9s8w\n\tfor <incoming@patchwork.ozlabs.org>;\n\tMon, 28 Aug 2017 04:04:16 +1000 (AEST)","(qmail 19493 invoked by alias); 27 Aug 2017 18:04:09 -0000","(qmail 18127 invoked by uid 89); 27 Aug 2017 18:04:08 -0000","from mail-vk0-f42.google.com (HELO mail-vk0-f42.google.com)\n\t(209.85.213.42) by sourceware.org\n\t(qpsmtpd/0.93/v0.84-503-g423c35a) with ESMTP;\n\tSun, 27 Aug 2017 18:04:06 +0000","by mail-vk0-f42.google.com with SMTP id q189so10674487vke.4 for\n\t<gcc-patches@gcc.gnu.org>; Sun, 27 Aug 2017 11:04:06 -0700 (PDT)","by 10.103.55.28 with HTTP; Sun, 27 Aug 2017 11:04:03 -0700 (PDT)"],"DomainKey-Signature":"a=rsa-sha1; c=nofws; d=gcc.gnu.org; h=list-id\n\t:list-unsubscribe:list-archive:list-post:list-help:sender\n\t:mime-version:from:date:message-id:subject:to:content-type; q=\n\tdns; s=default; b=yldQJraRi9mDS6bd9DIKhWJ2N8e6OvvK7uIzDnRJnF95r5\n\tIh7x8LqwjS4RFMxh60uyNTEXtID5cOr4J2nzd7EtIM1j6RVqdqQPlnPvvlJX4NFJ\n\t1ha29odncPr6iwPgPf31ZvCfGeEao/SkeluiVxRov1z6uSldRxVMI/jXLWIeQ=","DKIM-Signature":"v=1; a=rsa-sha1; c=relaxed; d=gcc.gnu.org; h=list-id\n\t:list-unsubscribe:list-archive:list-post:list-help:sender\n\t:mime-version:from:date:message-id:subject:to:content-type; s=\n\tdefault; bh=Bprd6JtR8eSbb8QUKcmFYhbVz8c=; b=ECDayBwdxzBbVmUaondX\n\t5scaLFMybL6pa03L9vqbTdxd7s95RxcRrpT98RtBtPq79ErgDsMNJT+3flNgnGBx\n\tCGGVWsVYOnbN/er3R3H54qefrwRfhAdARFwPpGAYCOmCKJEhe7c31xySOquQXFh0\n\tqPsvClB413gG3+TQugMgnZU=","Mailing-List":"contact gcc-patches-help@gcc.gnu.org; run by ezmlm","Precedence":"bulk","List-Id":"<gcc-patches.gcc.gnu.org>","List-Unsubscribe":"<mailto:gcc-patches-unsubscribe-incoming=patchwork.ozlabs.org@gcc.gnu.org>","List-Archive":"<http://gcc.gnu.org/ml/gcc-patches/>","List-Post":"<mailto:gcc-patches@gcc.gnu.org>","List-Help":"<mailto:gcc-patches-help@gcc.gnu.org>","Sender":"gcc-patches-owner@gcc.gnu.org","X-Virus-Found":"No","X-Spam-SWARE-Status":"No, score=-9.9 required=5.0 tests=AWL, BAYES_00,\n\tFREEMAIL_FROM, GIT_PATCH_2, GIT_PATCH_3, KAM_ASCII_DIVIDERS,\n\tRCVD_IN_DNSWL_NONE, RCVD_IN_SORBS_SPAM,\n\tSPF_PASS autolearn=ham version=3.3.2 spammy=","X-HELO":"mail-vk0-f42.google.com","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net;\n\ts=20161025;\n\th=x-gm-message-state:mime-version:from:date:message-id:subject:to;\n\tbh=LboOiKQ/hrMeyZSAu3OJBK7h6z9LBd2HDhCVnV8jFQM=;\n\tb=q9KZrzXseRoRPz6LPGcOFS3e65tvolM6y5yrOK+cL3ZAeHuMM0SFE2mifoCPBxabpx\n\tKiDnBjWiIxS3Vcdf4G40KaqL8M3J42pM9lAFKzxS05ZXmuEw/wATRFR8GI+WWxeztRpO\n\tuHz5Onx63YXLCbQhkIsZr+4TaQIm7miQJ472maf9R7erlF+PzGQRfHNTxC/Pg78bm2mV\n\tQ9sMFSrjES5WME7zSxevGidVQhR9oltLLnad1gbxlID6fhtDcGrWtTlXzkKo6gwjpTNf\n\tQKq8MMqoI9BoaIbKVsgu5zJ+XZ6DOTBloiS870BSLnCNz5/FPSB6CG3pEaa9jUFe0Ecs\n\tF26A==","X-Gm-Message-State":"AHYfb5iz5ns1V361ePCMYQsfywNBJ411gttAjuBHB0ne1tV5RigttKVM\tTsh3GcjG5MRB1Y3FGbdofUcNwMvb4Uau","X-Received":"by 10.31.50.208 with SMTP id y199mr2994843vky.196.1503857044388;\n\tSun, 27 Aug 2017 11:04:04 -0700 (PDT)","MIME-Version":"1.0","From":"Uros Bizjak <ubizjak@gmail.com>","Date":"Sun, 27 Aug 2017 20:04:03 +0200","Message-ID":"<CAFULd4aUAV_aNLnP-wV1ooz1HSh6+zez_+Qm1gkYpLdqkUbCUw@mail.gmail.com>","Subject":"[PATCH, i386]: Fix PR 81995, error: unrecognizable insn","To":"\"gcc-patches@gcc.gnu.org\" <gcc-patches@gcc.gnu.org>","Content-Type":"multipart/mixed; boundary=\"001a1143ef28ecc0a10557c00017\""},"content":"Matched operands should also have matched predicate...\n\n2017-08-27  Uros Bizjak  <ubizjak@gmail.com>\n\n    PR target/81995\n    * config/i386/i386.md (*<btsc><mode>): Change operand 2\n    predicate to register_operand.  Reorder operands.\n    (*btr<mode>): Ditto.\n    (*<btsc><mode>_mask): Change operand 3 predicate to register_operand.\n    (*btr<mode>_mask): Ditto.\n\ntestsuite/ChangeLog:\n\n2017-08-27  Uros Bizjak  <ubizjak@gmail.com>\n\n    PR target/81995\n    * gcc.target/i386/pr46091-4.c: Add -mregparm=2 for 32bit targets.\n    * gcc.target/i386/pr46091-4a.c: Ditto.\n\nBootstrapped and regression tested on x86_64-linux-gnu {,-m32}.\n\nCommitted to mainline SVN.\n\nUros.","diff":"Index: config/i386/i386.md\n===================================================================\n--- config/i386/i386.md\t(revision 251368)\n+++ config/i386/i386.md\t(working copy)\n@@ -11011,11 +11011,11 @@\n   [(set (match_operand:SWI48 0 \"register_operand\" \"=r\")\n \t(any_or:SWI48\n \t  (ashift:SWI48 (const_int 1)\n-\t\t\t(match_operand:QI 1 \"register_operand\" \"r\"))\n-\t  (match_operand:SWI48 2 \"nonimmediate_operand\" \"0\")))\n+\t\t\t(match_operand:QI 2 \"register_operand\" \"r\"))\n+\t  (match_operand:SWI48 1 \"register_operand\" \"0\")))\n    (clobber (reg:CC FLAGS_REG))]\n   \"TARGET_USE_BT\"\n-  \"<btsc>{<imodesuffix>}\\t{%<k>1, %0|%0, %<k>1}\"\n+  \"<btsc>{<imodesuffix>}\\t{%<k>2, %0|%0, %<k>2}\"\n   [(set_attr \"type\" \"alu1\")\n    (set_attr \"prefix_0f\" \"1\")\n    (set_attr \"znver1_decode\" \"double\")\n@@ -11031,7 +11031,7 @@\n \t      (and:SI\n \t\t(match_operand:SI 1 \"register_operand\")\n \t\t(match_operand:SI 2 \"const_int_operand\")) 0))\n-\t  (match_operand:SWI48 3 \"nonimmediate_operand\")))\n+\t  (match_operand:SWI48 3 \"register_operand\")))\n    (clobber (reg:CC FLAGS_REG))]\n   \"(INTVAL (operands[2]) & (GET_MODE_BITSIZE (<MODE>mode)-1))\n    == GET_MODE_BITSIZE (<MODE>mode)-1\n@@ -11051,11 +11051,11 @@\n   [(set (match_operand:SWI48 0 \"register_operand\" \"=r\")\n \t(and:SWI48\n \t  (rotate:SWI48 (const_int -2)\n-\t\t\t(match_operand:QI 1 \"register_operand\" \"r\"))\n-\t(match_operand:SWI48 2 \"nonimmediate_operand\" \"0\")))\n+\t\t\t(match_operand:QI 2 \"register_operand\" \"r\"))\n+\t(match_operand:SWI48 1 \"register_operand\" \"0\")))\n    (clobber (reg:CC FLAGS_REG))]\n   \"TARGET_USE_BT\"\n-  \"btr{<imodesuffix>}\\t{%<k>1, %0|%0, %<k>1}\"\n+  \"btr{<imodesuffix>}\\t{%<k>2, %0|%0, %<k>2}\"\n   [(set_attr \"type\" \"alu1\")\n    (set_attr \"prefix_0f\" \"1\")\n    (set_attr \"znver1_decode\" \"double\")\n@@ -11071,7 +11071,7 @@\n \t      (and:SI\n \t\t(match_operand:SI 1 \"register_operand\")\n \t\t(match_operand:SI 2 \"const_int_operand\")) 0))\n-\t  (match_operand:SWI48 3 \"nonimmediate_operand\")))\n+\t  (match_operand:SWI48 3 \"register_operand\")))\n    (clobber (reg:CC FLAGS_REG))]\n   \"(INTVAL (operands[2]) & (GET_MODE_BITSIZE (<MODE>mode)-1))\n    == GET_MODE_BITSIZE (<MODE>mode)-1\nIndex: testsuite/gcc.target/i386/pr46091-4.c\n===================================================================\n--- testsuite/gcc.target/i386/pr46091-4.c\t(revision 251368)\n+++ testsuite/gcc.target/i386/pr46091-4.c\t(working copy)\n@@ -1,5 +1,6 @@\n /* { dg-do compile } */\n /* { dg-options \"-O2\" } */\n+/* { dg-additional-options \"-mregparm=2\" { target ia32 } } */\n \n int test_1 (int x, int n)\n {\nIndex: testsuite/gcc.target/i386/pr46091-4a.c\n===================================================================\n--- testsuite/gcc.target/i386/pr46091-4a.c\t(revision 251368)\n+++ testsuite/gcc.target/i386/pr46091-4a.c\t(working copy)\n@@ -1,5 +1,6 @@\n /* { dg-do compile } */\n /* { dg-options \"-O2\" } */\n+/* { dg-additional-options \"-mregparm=2\" { target ia32 } } */\n \n int test_1 (int x, int n)\n {\n","prefixes":["i386"]}