{"id":2221267,"url":"http://patchwork.ozlabs.org/api/1.0/patches/2221267/?format=json","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.0/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260409035015.132370-3-richard.henderson@linaro.org>","date":"2026-04-09T03:50:10","name":"[v2,2/7] target/arm: Only define aarch64_untagged_addr for aarch64","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"632d96f62a8aef5d1f7ff14c64f29f8f5cf2e616","submitter":{"id":72104,"url":"http://patchwork.ozlabs.org/api/1.0/people/72104/?format=json","name":"Richard Henderson","email":"richard.henderson@linaro.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260409035015.132370-3-richard.henderson@linaro.org/mbox/","series":[{"id":499232,"url":"http://patchwork.ozlabs.org/api/1.0/series/499232/?format=json","date":"2026-04-09T03:50:08","name":"target/arm: Remove bswap_code","version":2,"mbox":"http://patchwork.ozlabs.org/series/499232/mbox/"}],"check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2221267/checks/","tags":{},"headers":{"Return-Path":"<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=X07824hQ;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4frmFB2RwFz1yD3\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 09 Apr 2026 13:51:10 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wAgPY-0000dU-O8; Wed, 08 Apr 2026 23:50:32 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wAgPY-0000dK-3T\n for qemu-devel@nongnu.org; Wed, 08 Apr 2026 23:50:32 -0400","from mail-pg1-x52f.google.com ([2607:f8b0:4864:20::52f])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wAgPW-0003sK-I1\n for qemu-devel@nongnu.org; Wed, 08 Apr 2026 23:50:31 -0400","by mail-pg1-x52f.google.com with SMTP id\n 41be03b00d2f7-c76cce85bd9so178247a12.1\n for <qemu-devel@nongnu.org>; Wed, 08 Apr 2026 20:50:30 -0700 (PDT)","from stoup.. (124-150-69-109.tpgi.com.au. [124.150.69.109])\n by smtp.gmail.com with ESMTPSA id\n d9443c01a7336-2b2745c480dsm277830605ad.0.2026.04.08.20.50.26\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Wed, 08 Apr 2026 20:50:28 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1775706629; x=1776311429; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=BUCaCRnG5cO0Qr9pSbvI++qV5vg2E3jOIqFKVDItLZk=;\n b=X07824hQFj9JcH7/V4M2UnBihPQYMbVGo55YAle6lneHwfOcWZghk7CkBEa13QhYP7\n whtRIurIcoR0cn3yktSYCUDxOwXQO5i0vGfSVVBbXL0GIDqYTEWXSgsEFYMPSkNedTVd\n c63LDRoK6LQRG2dtwmpGPhwQFOxgX6ttUFtCl28mETWmcQU/cfANoyj/Hi3DKWUJGL+3\n jfJXlkrf/JBs3DIibZppkjbGiwHIDjWXRDPSimaTyhE4w754S/wURPdbWW+Sg5fby1tZ\n jO3MB/VFcT7fAUz5qpUee7Z116AMOlnNrwFWY8buq/W9fh1r6u3zvuUxDQaoo0TwxEmm\n AZKA==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1775706629; x=1776311429;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=BUCaCRnG5cO0Qr9pSbvI++qV5vg2E3jOIqFKVDItLZk=;\n b=EEuRdS3jZgeIoBbqD8luXEp2AiULFHOrW87vNE4UsbVZkwjtGfhME//VYzEUMk+Tb+\n UU6a102ZImq+A/+i6UpD3S+v+XNqLlQXst+BL6sJuROO72gc5d7SfO6xpqbxs1jOiu6z\n Th+zIjJiat8Ng2oHJZHguUhCky87WoaB514COkzQ3A2rC700Zt67h1L1ggypAu91VEbJ\n i1ay1Y4rw/4e0V24HPl/07+uXUd2Zvx5SBdGxz0GFian/1ST2J8b72egZQFAyn4XqjoM\n GzaFErstVdtjN+VKaGSt/vrju4c/yXYuIS5//7sIBlOwz88ZvnTC7x5LvTym1ezP7z0U\n Oa5g==","X-Gm-Message-State":"AOJu0YwD3MgkrNiPTrqSox02CrBabUIbdEcCGCoUSv5MmITWD8c3uXeY\n UvJDhABTUrmFk/a5owh5OjFx5HfSAK2jnbkaPtbthWbky7xtQebXgdtg+kl3vx7mNBsaX36H11b\n yjnVD2wg=","X-Gm-Gg":"AeBDievpZHljaYMuJullp0Z0y8sGjQaMINVLJ0scYAUr8Wr5PZ7/coBgGeC9V0GCMg5\n xAmJbkXId6lj559MEpAVlaN3cuTFx+pVGT3ciTZCW5PTnrnJd/VvJ3ux7X7OJuZVN87gHaHOGua\n UnGheNpVNNPAIewfqyuYI6T/cHJd7yO3bcT2po595XZzyUr9WFYFN3sKLQF7Ms1u5K6sA3YKzpU\n IKilPkjS1eZQrtuYjI/lPr6BuvIuBbVzWaMMyl9ei7nGFjh3l8KxOvYJMgmW+qeJoI8DOgbz/M1\n yLvhQfjaCHF8IoiqNqZUYIWShhkz8Nj/9kmkZCI4m3KIv6C42S4YqTwZsLeE3NKcFHzQNJUhKrz\n 60CtEk9j3zjbXnsW8SohGMViKSQU67bym+3eIlaa1FuK08oBtga+0CJ5qN1ArA1T7JYxaGkX4xZ\n veUy8kklMbK1AtrlBKueYRz4rXF58icMINsok6DJLsjDna1+l7XVG94veJ","X-Received":"by 2002:a17:903:3804:b0:2b0:59c4:e9dc with SMTP id\n d9443c01a7336-2b28170f376mr252658085ad.22.1775706628778;\n Wed, 08 Apr 2026 20:50:28 -0700 (PDT)","From":"Richard Henderson <richard.henderson@linaro.org>","To":"qemu-devel@nongnu.org","Cc":"qemu-arm@nongnu.org, pierrick.bouvier@linaro.org, philmd@linaro.org,\n peter.maydell@linaro.org","Subject":"[PATCH v2 2/7] target/arm: Only define aarch64_untagged_addr for\n aarch64","Date":"Thu,  9 Apr 2026 13:50:10 +1000","Message-ID":"<20260409035015.132370-3-richard.henderson@linaro.org>","X-Mailer":"git-send-email 2.43.0","In-Reply-To":"<20260409035015.132370-1-richard.henderson@linaro.org>","References":"<20260409035015.132370-1-richard.henderson@linaro.org>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2607:f8b0:4864:20::52f;\n envelope-from=richard.henderson@linaro.org; helo=mail-pg1-x52f.google.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development <qemu-devel.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>","List-Archive":"<https://lists.nongnu.org/archive/html/qemu-devel>","List-Post":"<mailto:qemu-devel@nongnu.org>","List-Help":"<mailto:qemu-devel-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"Signed-off-by: Richard Henderson <richard.henderson@linaro.org>\n---\n target/arm/cpu.c | 28 +++++++++++++++-------------\n 1 file changed, 15 insertions(+), 13 deletions(-)","diff":"diff --git a/target/arm/cpu.c b/target/arm/cpu.c\nindex b62de8addf..35b661904f 100644\n--- a/target/arm/cpu.c\n+++ b/target/arm/cpu.c\n@@ -2262,7 +2262,19 @@ static const char *arm_gdb_get_core_xml_file(CPUState *cs)\n     return \"arm-core.xml\";\n }\n \n-#ifdef CONFIG_USER_ONLY\n+#ifndef CONFIG_USER_ONLY\n+#include \"hw/core/sysemu-cpu-ops.h\"\n+\n+static const struct SysemuCPUOps arm_sysemu_ops = {\n+    .has_work = arm_cpu_has_work,\n+    .get_phys_page_attrs_debug = arm_cpu_get_phys_page_attrs_debug,\n+    .asidx_from_attrs = arm_asidx_from_attrs,\n+    .write_elf32_note = arm_cpu_write_elf32_note,\n+    .write_elf64_note = arm_cpu_write_elf64_note,\n+    .internal_is_big_endian = arm_cpu_internal_is_big_endian,\n+    .legacy_vmsd = &vmstate_arm_cpu,\n+};\n+#elif defined(TARGET_AARCH64)\n /**\n  * aarch64_untagged_addr:\n  *\n@@ -2286,18 +2298,6 @@ static vaddr aarch64_untagged_addr(CPUState *cs, vaddr x)\n     }\n     return x;\n }\n-#else\n-#include \"hw/core/sysemu-cpu-ops.h\"\n-\n-static const struct SysemuCPUOps arm_sysemu_ops = {\n-    .has_work = arm_cpu_has_work,\n-    .get_phys_page_attrs_debug = arm_cpu_get_phys_page_attrs_debug,\n-    .asidx_from_attrs = arm_asidx_from_attrs,\n-    .write_elf32_note = arm_cpu_write_elf32_note,\n-    .write_elf64_note = arm_cpu_write_elf64_note,\n-    .internal_is_big_endian = arm_cpu_internal_is_big_endian,\n-    .legacy_vmsd = &vmstate_arm_cpu,\n-};\n #endif\n \n #ifdef CONFIG_TCG\n@@ -2340,7 +2340,9 @@ static const TCGCPUOps arm_tcg_ops = {\n #ifdef CONFIG_USER_ONLY\n     .record_sigsegv = arm_cpu_record_sigsegv,\n     .record_sigbus = arm_cpu_record_sigbus,\n+# ifdef TARGET_AARCH64\n     .untagged_addr = aarch64_untagged_addr,\n+# endif\n #else\n     .tlb_fill_align = arm_cpu_tlb_fill_align,\n     .pointer_wrap = aprofile_pointer_wrap,\n","prefixes":["v2","2/7"]}