{"id":2221263,"url":"http://patchwork.ozlabs.org/api/1.0/patches/2221263/?format=json","project":{"id":38,"url":"http://patchwork.ozlabs.org/api/1.0/projects/38/?format=json","name":"Linux PWM development","link_name":"linux-pwm","list_id":"linux-pwm.vger.kernel.org","list_email":"linux-pwm@vger.kernel.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260409-03-k3-pwm-drv-v1-2-1307a06fba38@kernel.org>","date":"2026-04-09T00:45:12","name":"[2/2] pwm: pxa: Add optional bus clock","commit_ref":null,"pull_url":null,"state":"changes-requested","archived":false,"hash":"2877024c0b4c7dde80a60d3c8355d5ddc53b7931","submitter":{"id":91543,"url":"http://patchwork.ozlabs.org/api/1.0/people/91543/?format=json","name":"Yixun Lan","email":"dlan@kernel.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/linux-pwm/patch/20260409-03-k3-pwm-drv-v1-2-1307a06fba38@kernel.org/mbox/","series":[{"id":499229,"url":"http://patchwork.ozlabs.org/api/1.0/series/499229/?format=json","date":"2026-04-09T00:45:10","name":"pwm: spacemit: Add Support for K3 SoC","version":1,"mbox":"http://patchwork.ozlabs.org/series/499229/mbox/"}],"check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2221263/checks/","tags":{},"headers":{"Return-Path":"\n <linux-pwm+bounces-8527-incoming=patchwork.ozlabs.org@vger.kernel.org>","X-Original-To":["incoming@patchwork.ozlabs.org","linux-pwm@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=kernel.org header.i=@kernel.org header.a=rsa-sha256\n header.s=k20201202 header.b=NhMwCL5c;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=172.234.253.10; helo=sea.lore.kernel.org;\n envelope-from=linux-pwm+bounces-8527-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org\n header.b=\"NhMwCL5c\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=10.30.226.201"],"Received":["from sea.lore.kernel.org (sea.lore.kernel.org [172.234.253.10])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4frh7s5yZDz1xtJ\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 09 Apr 2026 10:46:17 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id 9C82E302C5FF\n\tfor <incoming@patchwork.ozlabs.org>; Thu,  9 Apr 2026 00:45:32 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 535A91AAE28;\n\tThu,  9 Apr 2026 00:45:32 +0000 (UTC)","from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org\n [10.30.226.201])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 2FE0440DFB0;\n\tThu,  9 Apr 2026 00:45:31 +0000 (UTC)","by smtp.kernel.org (Postfix) with ESMTPSA id AFAA8C2BC9E;\n\tThu,  9 Apr 2026 00:45:28 +0000 (UTC)"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1775695532; cv=none;\n b=BJuhZhR8EU/U0BCdymK5aQCYpWL0J+3zGlhNAZ1EGAB6Jmk6UjrTck4thQIlufocveZsrxdK1TlJIB3nqBzr5XBZQrzeK1RGA2Z2OfPcLMGH6MVmMsl0P/GjfcUoC/GhoBpI06vhXTS+GfZfrTuCpgljKGrCWBCrrWjbR3tsa+0=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1775695532; c=relaxed/simple;\n\tbh=UvKB/rO0ym8ehbjJC0/3pdgIwU+JdYoe/WxSBUf/xtA=;\n\th=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References:\n\t In-Reply-To:To:Cc;\n b=GDBRy4PKabLPGYlogjkNa/DABo7Gq9C7zOacmq+OlnN22v6Dr7tdnuZofHIIb4YW0K85caGFFtRuiOIfIR7SmTwCLjGU1QtJrdH0PxDzTffpoPaKRc8dFob826RJmveSg3zQn+/uuNGneXN3nA3401wYBu4ZlmXA73iXXLC+wvU=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org\n header.b=NhMwCL5c; arc=none smtp.client-ip=10.30.226.201","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;\n\ts=k20201202; t=1775695531;\n\tbh=UvKB/rO0ym8ehbjJC0/3pdgIwU+JdYoe/WxSBUf/xtA=;\n\th=From:Date:Subject:References:In-Reply-To:To:Cc:From;\n\tb=NhMwCL5cnZOvjpW/FT1aqATt59YE9Kxmgii91apFLZO5TlGHjoyVQBRHkANRPMCnL\n\t BoHHAOCzjjTye+SXKjDDUmQfkQCD3WpnpofcYR0MToDAxxmWs0skpJf/OohygcYK4+\n\t GChEfiDfQvlgQW2ONNJQ7lOHzMb5EnBPqNWItqe0mIxipdAF/kb/CUVQ57B4KkqaTW\n\t 4BnFRbYCNMXInQOiL8Y4Amg7bGk+rxMe6nWeSghrIAPrADjl6b05vsNwNgEHG/9B6q\n\t bkvfXiAcT/QaSlUtQoIv4TqnF9QojxdFqEZymMw4cnpzrigcjGtDRMiDGeHKv+OhEl\n\t yxqNXSSsBNE/g==","From":"Yixun Lan <dlan@kernel.org>","Date":"Thu, 09 Apr 2026 00:45:12 +0000","Subject":"[PATCH 2/2] pwm: pxa: Add optional bus clock","Precedence":"bulk","X-Mailing-List":"linux-pwm@vger.kernel.org","List-Id":"<linux-pwm.vger.kernel.org>","List-Subscribe":"<mailto:linux-pwm+subscribe@vger.kernel.org>","List-Unsubscribe":"<mailto:linux-pwm+unsubscribe@vger.kernel.org>","MIME-Version":"1.0","Content-Type":"text/plain; charset=\"utf-8\"","Content-Transfer-Encoding":"7bit","Message-Id":"<20260409-03-k3-pwm-drv-v1-2-1307a06fba38@kernel.org>","References":"<20260409-03-k3-pwm-drv-v1-0-1307a06fba38@kernel.org>","In-Reply-To":"<20260409-03-k3-pwm-drv-v1-0-1307a06fba38@kernel.org>","To":"=?utf-8?q?Uwe_Kleine-K=C3=B6nig?= <ukleinek@kernel.org>,\n  Rob Herring <robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>,\n  Conor Dooley <conor+dt@kernel.org>,\n =?utf-8?q?Duje_Mihanovi=C4=87?= <duje@dujemihanovic.xyz>","Cc":"linux-pwm@vger.kernel.org, devicetree@vger.kernel.org,\n linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org,\n spacemit@lists.linux.dev, Yixun Lan <dlan@kernel.org>","X-Mailer":"b4 0.14.3","X-Developer-Signature":"v=1; a=openpgp-sha256; l=1234; i=dlan@kernel.org;\n h=from:subject:message-id; bh=UvKB/rO0ym8ehbjJC0/3pdgIwU+JdYoe/WxSBUf/xtA=;\n b=owEB6QIW/ZANAwAKATGq6kdZTbvtAcsmYgBp1vafLCs9aBUlDwfMwtLHaT/gneL5h3TmzUk0S\n QajC3U3UB+JAq8EAAEKAJkWIQS1urjJwxtxFWcCI9wxqupHWU277QUCadb2nxsUgAAAAAAEAA5t\n YW51MiwyLjUrMS4xMSwyLDJfFIAAAAAALgAoaXNzdWVyLWZwckBub3RhdGlvbnMub3BlbnBncC5\n maWZ0aGhvcnNlbWFuLm5ldEI1QkFCOEM5QzMxQjcxMTU2NzAyMjNEQzMxQUFFQTQ3NTk0REJCRU\n QACgkQMarqR1lNu+0/yQ//QYPuYB0b8I0gFUKwB3KMY+w/ICUaD59ogvayqcLMSc0LFzgi1UnGZ\n l7hFHdAvNn+AfWW5VCLrelrpHmbTUZcbTAvZYgrkKgPmk6CK67ag1KAexBQosMS6Lf4lP83OXQ/\n Ys/5rssqfUC+CSU3zbj4IpHf3sNB+MO2wEO9LWZityY/tVIf6/vgpNi5KZhhQy2UakBcvkl/e72\n uaTa1/FBhOefLHCWuO9BZ7q6psSNNdshqQJCRK0b08OYNtsyuLmixU2bY5WFVHGZmYsuiW+Yodp\n E3srFvPPcvDduawh3CgF91BfR7xPkf1QEPflDhIKWMgb4WsowHFTDkI3EGlWO9bdIzsUTQNaW42\n CQSXvDH10jpVBmC87uUim7ifJ9uOCARtQrqDcOtxptMVnvsYgkjB8vqDU0PtpiFZejdXbjDR0ZJ\n zjWFnzu2lRwR/FvWCwtMv9jts8Edz+nEsNxkRAEh4/8jXtv9g5sPegEJ6QYX6lBugQnKkHZfcUM\n KR1SnB2VaCaVqPTZKNMot896z7/Ea6gklx88FewMq11wSfEe3dIDBdc3qtjQsSDzYMNaKJTMIpp\n CI0bJ+peWVejVvBbr0wnNFbOwwxenO3WsUFhkwjyFle/J0OA+qd04YZCN4sn7wr4Koy/uA23ATg\n Chadlirppt1DFcLKBqN8I+tAJ5Yj00=","X-Developer-Key":"i=dlan@kernel.org; a=openpgp;\n fpr=50B03A1A5CBCD33576EF8CD7920C0DBCAABEFD55"},"content":"Add one secondary optional bus clock for the PWM PXA driver, also keep it\ncompatible with old single clock.\n\nThe SpacemiT K3 SoC require one bus clock for PWM controller, acquire\nand enable it during probe phase.\n\nSigned-off-by: Yixun Lan <dlan@kernel.org>\n---\n drivers/pwm/pwm-pxa.c | 8 +++++++-\n 1 file changed, 7 insertions(+), 1 deletion(-)","diff":"diff --git a/drivers/pwm/pwm-pxa.c b/drivers/pwm/pwm-pxa.c\nindex 0f5bdb0e395e..2ace31405c2d 100644\n--- a/drivers/pwm/pwm-pxa.c\n+++ b/drivers/pwm/pwm-pxa.c\n@@ -53,6 +53,7 @@ struct pxa_pwm_chip {\n \tstruct device\t*dev;\n \n \tstruct clk\t*clk;\n+\tstruct clk\t*bus_clk;\n \tvoid __iomem\t*mmio_base;\n };\n \n@@ -177,7 +178,12 @@ static int pwm_probe(struct platform_device *pdev)\n \t\treturn PTR_ERR(chip);\n \tpc = to_pxa_pwm_chip(chip);\n \n-\tpc->clk = devm_clk_get(dev, NULL);\n+\tpc->bus_clk = devm_clk_get_optional_enabled(dev, \"bus\");\n+\tif (IS_ERR(pc->bus_clk))\n+\t\treturn dev_err_probe(dev, PTR_ERR(pc->bus_clk), \"Failed to get bus clock\\n\");\n+\n+\t/* Get named func clk if bus clock is valid */\n+\tpc->clk = devm_clk_get(dev, pc->bus_clk ? \"func\" : NULL);\n \tif (IS_ERR(pc->clk))\n \t\treturn dev_err_probe(dev, PTR_ERR(pc->clk), \"Failed to get clock\\n\");\n \n","prefixes":["2/2"]}