{"id":2221249,"url":"http://patchwork.ozlabs.org/api/1.0/patches/2221249/?format=json","project":{"id":57,"url":"http://patchwork.ozlabs.org/api/1.0/projects/57/?format=json","name":"Linux ASPEED SoC development","link_name":"linux-aspeed","list_id":"linux-aspeed.lists.ozlabs.org","list_email":"linux-aspeed@lists.ozlabs.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<7f55458097ef651b4fc46650254afd3fa7b87348.1775679285.git.dawid.glazik@linux.intel.com>","date":"2026-04-08T20:34:35","name":"[v3,3/3] dt-bindings: i3c: Add AST2600 I3C global registers","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"9f38609b81c5ac5189b783f32528ec8f11b450cc","submitter":{"id":93095,"url":"http://patchwork.ozlabs.org/api/1.0/people/93095/?format=json","name":"Dawid Glazik","email":"dawid.glazik@linux.intel.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/linux-aspeed/patch/7f55458097ef651b4fc46650254afd3fa7b87348.1775679285.git.dawid.glazik@linux.intel.com/mbox/","series":[{"id":499224,"url":"http://patchwork.ozlabs.org/api/1.0/series/499224/?format=json","date":"2026-04-08T20:34:34","name":"ARM: dts: aspeed-g6: add AST2600 I3C nodes and bindings","version":3,"mbox":"http://patchwork.ozlabs.org/series/499224/mbox/"}],"check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2221249/checks/","tags":{},"headers":{"Return-Path":"\n ","X-Original-To":["incoming@patchwork.ozlabs.org","linux-aspeed@lists.ozlabs.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=intel.com header.i=@intel.com header.a=rsa-sha256\n header.s=Intel header.b=AIHNVI3N;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=lists.ozlabs.org\n (client-ip=2404:9400:21b9:f100::1; helo=lists.ozlabs.org;\n envelope-from=linux-aspeed+bounces-3873-incoming=patchwork.ozlabs.org@lists.ozlabs.org;\n receiver=patchwork.ozlabs.org)","lists.ozlabs.org;\n arc=none smtp.remote-ip=192.198.163.10","lists.ozlabs.org;\n dmarc=pass (p=none dis=none) header.from=linux.intel.com","lists.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=intel.com header.i=@intel.com header.a=rsa-sha256\n header.s=Intel header.b=AIHNVI3N;\n\tdkim-atps=neutral","lists.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=linux.intel.com\n (client-ip=192.198.163.10; helo=mgamail.intel.com;\n envelope-from=dawid.glazik@linux.intel.com; receiver=lists.ozlabs.org)"],"Received":["from lists.ozlabs.org (lists.ozlabs.org\n [IPv6:2404:9400:21b9:f100::1])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1 raw public key)\n server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4frdgS5m9qz1yHf\n\tfor ; Thu, 09 Apr 2026 08:55:00 +1000 (AEST)","from boromir.ozlabs.org (localhost [127.0.0.1])\n\tby lists.ozlabs.org (Postfix) with ESMTP id 4frdgL3DJmz2xjQ;\n\tThu, 09 Apr 2026 08:54:54 +1000 (AEST)","from mgamail.intel.com (mgamail.intel.com [192.198.163.10])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby lists.ozlabs.org (Postfix) with ESMTPS id 4frYNz1wTyz2yC9\n\tfor ; Thu, 09 Apr 2026 05:42:10 +1000 (AEST)","from fmviesa009.fm.intel.com ([10.60.135.149])\n by fmvoesa104.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 08 Apr 2026 12:42:11 -0700","from gklab-103a-129.igk.intel.com ([10.91.103.129])\n by fmviesa009-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 08 Apr 2026 12:42:07 -0700"],"ARC-Seal":"i=1; a=rsa-sha256; d=lists.ozlabs.org; s=201707; t=1775677332;\n\tcv=none;\n b=gx6OYHhVk3XqnVDJKg9gN5UaNCikk8kV0GwXIq9yMUDTKFjmddV9fSaa4GTiHCUuusRjC21fIgGVft84Wy07skRgwlLh3S/flSlITsGQKxZvRjsuMimSV1RvR+fzCkYL/S21h1aODJjWLgT/a3yDjpk3KW+Lu1w6+Z222MvbX9Z8wa5LnS8prir1NX7gkOBaiAsyV+BaTZiQwPZcuKxjm4ZeHt+1Y3L/KR17JWTapLRlz8LTYWX0bA0q6Aiy8uk1Cgx0qVKdpIcPLTkUyzsY7u67GRK16hr8veusHKariIr3LbB8AsLCZ3Nb/f4GKxboVCUwU21euX7/C4H4eXMu1w==","ARC-Message-Signature":"i=1; a=rsa-sha256; d=lists.ozlabs.org; s=201707;\n\tt=1775677332; c=relaxed/relaxed;\n\tbh=eOJEsvDTW4Ey/lUSDp0kL7esO3ZCACa219SbXwsk7Js=;\n\th=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version;\n b=Q//H7GWD3fvPsnyHdp3B0fzHvA21/g+Y1NNMPnQe8dIbrudTFF2yHSA7/BJMD9mOrk0Qds2E1yJ089LWcPwsEO7vji7sNBQhHY7zQHFCLZamoTD7Eopd2mbxYdS6K+bpjNXDo7AYQQ+CUTeHy6il9inm0BZrtU/wgFX03TK3xPt/mnJO+n5qxLbwoRvQrayN4a0dWACfQWSMMheHeglq/1NWmL7KtulOKsmn/1vuwYPRGo5Z4POaNci0MTaYcIURwrEZqoZYtpBpmXEjW+a8hyexl1U3DE7a7OFZVnbt8HRFZ3kSq2DdmUXuE1ilCLqws3QoAJTtijnNexWwnMPJvw==","ARC-Authentication-Results":"i=1; lists.ozlabs.org;\n dmarc=pass (p=none dis=none) header.from=linux.intel.com;\n dkim=pass (2048-bit key;\n unprotected) header.d=intel.com header.i=@intel.com header.a=rsa-sha256\n header.s=Intel header.b=AIHNVI3N; dkim-atps=neutral;\n spf=pass (client-ip=192.198.163.10; helo=mgamail.intel.com;\n envelope-from=dawid.glazik@linux.intel.com;\n receiver=lists.ozlabs.org) smtp.mailfrom=linux.intel.com","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/simple;\n d=intel.com; i=@intel.com; q=dns/txt; s=Intel;\n t=1775677332; x=1807213332;\n h=from:to:cc:subject:date:message-id:in-reply-to:\n references:mime-version:content-transfer-encoding;\n bh=JswzvqIUM/Y0snFlKb+yBLx2iydNCgWMkhaiYqyvcrU=;\n b=AIHNVI3NJjgawVk5GFVY/JBn5YVxEk11tVWcPumobZQSbCsK4wHkTJU9\n 8WjDnRMVREELr8VIcjq4+aqE6vDtZwLuxLCUX+Lg4rL6XprCKjNQoEWu+\n OAkfXUl92MXtEJPuPgWetIPE6BwrmbiY3MeVodfywSjBJOPAWYuKq5uzr\n dy4NLt8p9+COq6T6feLvcMXq9s/azptEntpFmD0SZ5qKDjAdtXgrcgE/J\n L1LE2Ju6OMNOM3vAq5xXEeDenGkZArGjM50ujQfv0ZKYmVdLRf0oD6G7h\n 2IiHzrfqeiKBGgfaOWT2W5eddlmLBDPY4Quj5I+IzhI4zJbk++ZP5zR0M\n g==;","X-CSE-ConnectionGUID":["PuaVttiMS1OiQG/OKAYTiQ==","fU2drvZHTDqcQFHupFc6zg=="],"X-CSE-MsgGUID":["FWA17Gb4Rii3HsS+Q8JjGQ==","ecX8swQCSCSeREGdg7ZbOA=="],"X-IronPort-AV":["E=McAfee;i=\"6800,10657,11753\"; a=\"88056924\"","E=Sophos;i=\"6.23,168,1770624000\";\n d=\"scan'208\";a=\"88056924\"","E=Sophos;i=\"6.23,168,1770624000\";\n d=\"scan'208\";a=\"222053381\""],"X-ExtLoop1":"1","From":"Dawid Glazik ","To":"Alexandre Belloni ,\n\tRob Herring ,\n\tKrzysztof Kozlowski ,\n\tConor Dooley ,\n\tJoel Stanley ,\n\tAndrew Jeffery ,\n\tlinux-aspeed@lists.ozlabs.org","Cc":"linux-i3c@lists.infradead.org,\n\tdevicetree@vger.kernel.org,\n\tlinux-arm-kernel@lists.infradead.org,\n\tFrank Li ,\n\tDawid Glazik ,\n\tMaciej Lawniczak ","Subject":"[PATCH v3 3/3] dt-bindings: i3c: Add AST2600 I3C global registers","Date":"Wed, 8 Apr 2026 22:34:35 +0200","Message-ID":"\n <7f55458097ef651b4fc46650254afd3fa7b87348.1775679285.git.dawid.glazik@linux.intel.com>","X-Mailer":"git-send-email 2.43.0","In-Reply-To":"","References":"","X-Mailing-List":"linux-aspeed@lists.ozlabs.org","List-Id":"","List-Help":"","List-Owner":"","List-Post":"","List-Archive":",\n ","List-Subscribe":",\n ,\n ","List-Unsubscribe":"","Precedence":"list","MIME-Version":"1.0","Organization":"Intel Technology Poland sp. z o.o. - ul. Slowackiego 173,\n 80-298 Gdansk - KRS 101882 - NIP 957-07-52-316","Content-Transfer-Encoding":"8bit","X-Spam-Status":"No, score=-2.3 required=5.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED,\n\tDKIM_VALID,RCVD_IN_DNSWL_MED,SPF_HELO_NONE,SPF_PASS autolearn=disabled\n\tversion=4.0.1","X-Spam-Checker-Version":"SpamAssassin 4.0.1 (2024-03-25) on lists.ozlabs.org"},"content":"Introduce the device-tree bindings for I3C global registers found on\nAST2600 SoCs.\n\nSigned-off-by: Dawid Glazik \n---\nI wasn't sure if I should add newline at the end of the\nfile or not so I took\nhttps://github.com/torvalds/linux/tree/master/Documentation/devicetree/bindings/i3c\nas an example.\n---\n .../i3c/aspeed,ast2600-i3c-global.yaml | 55 +++++++++++++++++++\n 1 file changed, 55 insertions(+)\n create mode 100644 Documentation/devicetree/bindings/i3c/aspeed,ast2600-i3c-global.yaml","diff":"diff --git a/Documentation/devicetree/bindings/i3c/aspeed,ast2600-i3c-global.yaml b/Documentation/devicetree/bindings/i3c/aspeed,ast2600-i3c-global.yaml\nnew file mode 100644\nindex 000000000000..edecc18796a9\n--- /dev/null\n+++ b/Documentation/devicetree/bindings/i3c/aspeed,ast2600-i3c-global.yaml\n@@ -0,0 +1,55 @@\n+# SPDX-License-Identifier: GPL-2.0 OR BSD-2-Clause\n+%YAML 1.2\n+---\n+$id: http://devicetree.org/schemas/i3c/aspeed,ast2600-i3c-global.yaml#\n+$schema: http://devicetree.org/meta-schemas/core.yaml#\n+\n+title: ASPEED AST2600 I3C Global Registers\n+\n+description: |\n+ The AST2600 SoC provides a shared I3C global register block used by all\n+ I3C controller instances. This block contains per-instance global\n+ configuration fields, including controller instance ID and SDA pull-up\n+ configuration.\n+ Each I3C controller references this syscon node through the\n+ aspeed,global-regs property.\n+\n+maintainers:\n+ - Dawid Glazik \n+\n+allOf:\n+ - $ref: /schemas/mfd/syscon-common.yaml#\n+\n+properties:\n+ compatible:\n+ items:\n+ - const: aspeed,ast2600-i3c-global\n+ - const: syscon\n+\n+ reg:\n+ maxItems: 1\n+\n+ resets:\n+ maxItems: 1\n+\n+required:\n+ - compatible\n+ - reg\n+\n+unevaluatedProperties: false\n+\n+examples:\n+ - |\n+ bus@1e7a0000 {\n+ compatible = \"simple-bus\";\n+ #address-cells = <1>;\n+ #size-cells = <1>;\n+ ranges = <0 0x1e7a0000 0x8000>;\n+\n+ i3c-global@0 {\n+ compatible = \"aspeed,ast2600-i3c-global\", \"syscon\";\n+ reg = <0x0 0x1000>;\n+ resets = <&syscon ASPEED_RESET_I3C_DMA>;\n+ };\n+ };\n+...\n\\ No newline at end of file\n","prefixes":["v3","3/3"]}