{"id":2221061,"url":"http://patchwork.ozlabs.org/api/1.0/patches/2221061/?format=json","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.0/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"","date":"2026-04-08T16:36:54","name":"[v3,03/16] target/hexagon/cpu: add HVX IEEE FP extension","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"325d3c522c28fca6331f8a99ec517b8a8e8afb5b","submitter":{"id":90606,"url":"http://patchwork.ozlabs.org/api/1.0/people/90606/?format=json","name":"Matheus Tavares Bernardino","email":"matheus.bernardino@oss.qualcomm.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/bd05d9aa88d98453e25e5f3189f1a5d7bdbbc9af.1775665981.git.matheus.bernardino@oss.qualcomm.com/mbox/","series":[{"id":499185,"url":"http://patchwork.ozlabs.org/api/1.0/series/499185/?format=json","date":"2026-04-08T16:36:53","name":"hexagon: add missing HVX float instructions","version":3,"mbox":"http://patchwork.ozlabs.org/series/499185/mbox/"}],"check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2221061/checks/","tags":{},"headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=f4TUKGTs;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=ae+u2VUi;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists.gnu.org (unknown [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4frX4D5bWsz1yD6\n\tfor ; Thu, 09 Apr 2026 04:42:36 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from )\n\tid 1wAXqJ-0002r7-2M; Wed, 08 Apr 2026 14:41:35 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from )\n id 1wAXqB-0002BO-36\n for qemu-devel@nongnu.org; Wed, 08 Apr 2026 14:41:27 -0400","from mx0a-0031df01.pphosted.com ([205.220.168.131])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from )\n id 1wAVtz-0006o1-8f\n for qemu-devel@nongnu.org; Wed, 08 Apr 2026 12:37:17 -0400","from pps.filterd (m0279865.ppops.net [127.0.0.1])\n by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 638G3CnS3781111\n for ; Wed, 8 Apr 2026 16:37:14 GMT","from mail-pg1-f200.google.com (mail-pg1-f200.google.com\n [209.85.215.200])\n by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4ddt6y84bf-1\n (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n for ; Wed, 08 Apr 2026 16:37:13 +0000 (GMT)","by mail-pg1-f200.google.com with SMTP id\n 41be03b00d2f7-b630753cc38so138136a12.1\n for ; Wed, 08 Apr 2026 09:37:13 -0700 (PDT)","from hu-mathbern-lv.qualcomm.com (Global_NAT1.qualcomm.com.\n [129.46.96.20]) by smtp.gmail.com with ESMTPSA id\n a92af1059eb24-12c1ff43d04sm4082006c88.4.2026.04.08.09.37.11\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Wed, 08 Apr 2026 09:37:11 -0700 (PDT)"],"DKIM-Signature":["v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n cc:content-transfer-encoding:date:from:in-reply-to:message-id\n :mime-version:references:subject:to; s=qcppdkim1; bh=tdmd31/hVMi\n bPQNSMF+BHceyMKga+YxUHsDryJbW/yM=; b=f4TUKGTssulp1YiqAiqhgvOZR34\n h9sSQnoQby+y3sHebn6OmMgAO4q5qS1Q8OqiUDxKM1v73QuJfWfFdZFfKzOmTisn\n 08tAs9NKEBahSGx6Nk+p/u5RvQ5Ys9DCPV0UX46X4/UqXLX0NmZg9ao82NbGrCBs\n BZKWOgkXHYQ6FLBDXa2iNUwUe5syA33EzlZ9vAnXqstuXpyZvWJfuudRWzx8HQIV\n Esl1FtPHFLzXNjupdHCg68N94kB/2Z0QsHX//6ofMm9OGs5y6j4JN/VBYxEZ8/kQ\n ZOIfVYEZp8JKh2m3rvsF4Ohhrhux24pxP0Y1bHoeqzFeABiAIb322BkR9eg==","v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=oss.qualcomm.com; s=google; t=1775666233; x=1776271033; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=tdmd31/hVMibPQNSMF+BHceyMKga+YxUHsDryJbW/yM=;\n b=ae+u2VUiWSlyj1vscAu+luKpvwX5shfeyzGeBm0TeKTCvrI+gpaf3sVZHb2FcrbmKB\n ITVlk7mkhQSwggvhE08bh9mTOMS8+np8yHJ6To2htub8nKK6WntfwXyowQoxqJ8yPRbe\n dN+Nco6Ph1/Yr51rZSBWtG6D+a6rihtHG4wRyuDcKMtH+pWA88Or3xH1cZoaFviQpnMx\n a9EHgxag9g0eiTXS7OXkOosHcBWKIir+bfozB6utVq5g4Pfnmx+qoOCq3vWZIsO3Gv9X\n cHF5S6mOgn/N+oiQLIxF3xzDVZ5e77QpsnaI2r25jC37R06npMBIk/T1lT2eZw6/tOAa\n N63w=="],"X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1775666233; x=1776271033;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=tdmd31/hVMibPQNSMF+BHceyMKga+YxUHsDryJbW/yM=;\n b=fF+OHGWNcysUi+gczTSkVN579UMAFMmh+Yv52qiMW/4TfiQZcwYh6tlY7ziYWXSHT6\n ttcLSebLXKYJh2HUCCWcl7ji8jsVPIiGsdCrPdbcbgeL6+dVJWDSc/WHdTGv06fm5ZoC\n 0bBWBUIuy0J/P9bIRgdbF2XYN5y+n8R+y6YkEYs4i5+PvB0tAlvhKXWWdYEs1OTq0RJ/\n k4DY2VGZPkuT8oICN0H0pilONOQbiwC4i81qJDEFSesS3yjKxAOonxsl6J+0AvZnisMQ\n wsYqALco4Tm3Fn1nzKd1kio0UBp49orIZsZRQgu1XHRfM6Ekay9e1USIda0E3+DW4gay\n b9Rg==","X-Gm-Message-State":"AOJu0YxzAVm4WbxgZClpG57B1aGTkn+677MSxm+jY4EZx2bKgjq1OmYG\n BSEh/5ONVXX2ibj8BxJTc6W8pDU0FRkqysQcP+QporBujKiy5RmywyHfzWHnwz3VKW0Bkqeugqb\n fO99fmvAH3QKadQrR+txGdKXaQGMwo9AzEaB+BX4SXB6UT8wbezhOVrqcR8o8qLhBN4cZ","X-Gm-Gg":"AeBDiev/8YcNs94RrWEv9I5rkIEXQq2bxosduJQZG7CM/S0PvCyg+CdXA4ghw0bGv1d\n IBDphSskytpSV5yMUaSCXCmcTsMVSSN6a5SBFd8gr+LD9par18khSgYwNQwUpWqeddWVsBlOCG0\n v1xYoUX+ADxXopHRJp4tuk5OqUdbr/AExslpnU1nVcjToKg0lCTD4iMktRExFkLju61lG+8s7a8\n x6rtkWcrZM4f3c+3X54vdq6g2a0XY6yuguyxunud928wFtlDgfudFAfZvIwQlKOgC2lspXZIZ/U\n apDFIM9VIwvmnv7iTA30xGYygllCfQxd/OomRK2s0HRPuJxKVFwg4voZeRrcfzZP0Rkn4P1w2NT\n Yjrff45RJaH5y8eDhhyYgAKzpgXVFyWyNqlCmIy3nLWVvQMMJMDuSRP6CcEJ4RpQoGByC3RzOPQ\n d5qosYfGUK","X-Received":["by 2002:a05:7022:212:b0:128:d24a:a5ba with SMTP id\n a92af1059eb24-12bfb760956mr10168468c88.20.1775666232806;\n Wed, 08 Apr 2026 09:37:12 -0700 (PDT)","by 2002:a05:7022:212:b0:128:d24a:a5ba with SMTP id\n a92af1059eb24-12bfb760956mr10168442c88.20.1775666232170;\n Wed, 08 Apr 2026 09:37:12 -0700 (PDT)"],"From":"Matheus Tavares Bernardino ","To":"qemu-devel@nongnu.org","Cc":"richard.henderson@linaro.org, ale@rev.ng, anjo@rev.ng,\n brian.cain@oss.qualcomm.com, ltaylorsimpson@gmail.com,\n marco.liebel@oss.qualcomm.com, philmd@linaro.org,\n quic_mburton@quicinc.com, sid.manning@oss.qualcomm.com","Subject":"[PATCH v3 03/16] target/hexagon/cpu: add HVX IEEE FP extension","Date":"Wed, 8 Apr 2026 09:36:54 -0700","Message-Id":"\n ","X-Mailer":"git-send-email 2.37.2","In-Reply-To":"","References":"","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","X-Proofpoint-ORIG-GUID":"98xhWD-1hH7TIhUcVMrQ67jo4793rki6","X-Proofpoint-GUID":"98xhWD-1hH7TIhUcVMrQ67jo4793rki6","X-Authority-Analysis":"v=2.4 cv=R9sz39RX c=1 sm=1 tr=0 ts=69d68439 cx=c_pps\n a=oF/VQ+ItUULfLr/lQ2/icg==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17\n a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22\n a=u7WPNUs3qKkmUXheDGA7:22 a=Um2Pa8k9VHT-vaBCBUpS:22 a=EUspDBNiAAAA:8\n a=QVGlRXe_Esul27Px_LMA:9 a=3WC7DwWrALyhR5TkjVHa:22","X-Proofpoint-Spam-Details-Enc":"AW1haW4tMjYwNDA4MDE1NCBTYWx0ZWRfXzTQ+BKJNR2YQ\n fPGneCx9MJQCBqHLUxWCjziax9446CvAvxUeWGMUQxiatCe18CDrEQI0nPAXx2NVN+mdCsDkXE1\n fN7ZVB9uc+txxUvpYwO3bhFiC+m4AkmIvrZnHcN63xcbUNt8Exy51qM3vQkpgwFBG2GbAqRIivY\n TGowT8MtsUV0e7K33DZZUoFp4tdA/mwOtmNlBsoO8Jxpmap0rtuOCHOEbNN1MliNujI0tQMIrRy\n jAd9YxHa4vSbvw/yJj2s677721QcfhwR0jbyUY+4WN++E+qLNFXbcxr5AY2IsN5ashoE0BnPNAv\n tYw9+eIRqxDPM1NGhdnYE7W+wwPTHSxPmGDw90DEO7TJYfUo6As8Na1S2iplPE2qMbsn8VQmpCU\n /AF1PDQliKw0NkNu5Mtw73hj0/oaZID6pXLEISfIKeGDjlvtrzZxW3sUZ4V5acWf5lT35Azcm13\n 2KGtu/vSy58VGcHrVrA==","X-Proofpoint-Virus-Version":"vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-08_05,2026-04-08_01,2025-10-01_01","X-Proofpoint-Spam-Details":"rule=outbound_notspam policy=outbound score=0\n malwarescore=0 clxscore=1015 impostorscore=0 lowpriorityscore=0 phishscore=0\n spamscore=0 priorityscore=1501 suspectscore=0 adultscore=0 bulkscore=0\n classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0\n reason=mlx scancount=1 engine=8.22.0-2604010000 definitions=main-2604080154","Received-SPF":"pass client-ip=205.220.168.131;\n envelope-from=matheus.bernardino@oss.qualcomm.com;\n helo=mx0a-0031df01.pphosted.com","X-Spam_score_int":"-27","X-Spam_score":"-2.8","X-Spam_bar":"--","X-Spam_report":"(-2.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_LOW=-0.7, RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001,\n RCVD_IN_VALIDITY_SAFE_BLOCKED=0.001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development ","List-Unsubscribe":",\n ","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n ","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"This flag will be used to control the HVX IEEE float instructions, which\nare only available at some Hexagon cores. When unavailable, the\ninstruction effectively only set the destination registers to 0.\n\nSigned-off-by: Matheus Tavares Bernardino \n---\n target/hexagon/cpu.h | 1 +\n target/hexagon/translate.h | 1 +\n target/hexagon/attribs_def.h.inc | 3 +++\n target/hexagon/cpu.c | 1 +\n target/hexagon/translate.c | 1 +\n target/hexagon/gen_tcg_funcs.py | 11 ++++++++++\n target/hexagon/hex_common.py | 35 ++++++++++++++++++++++++++++++++\n 7 files changed, 53 insertions(+)","diff":"diff --git a/target/hexagon/cpu.h b/target/hexagon/cpu.h\nindex 85afd59277..77822a48b6 100644\n--- a/target/hexagon/cpu.h\n+++ b/target/hexagon/cpu.h\n@@ -127,6 +127,7 @@ struct ArchCPU {\n bool lldb_compat;\n target_ulong lldb_stack_adjust;\n bool short_circuit;\n+ bool ieee_fp_extension;\n };\n \n #include \"cpu_bits.h\"\ndiff --git a/target/hexagon/translate.h b/target/hexagon/translate.h\nindex b37cb49238..516aab7038 100644\n--- a/target/hexagon/translate.h\n+++ b/target/hexagon/translate.h\n@@ -70,6 +70,7 @@ typedef struct DisasContext {\n target_ulong branch_dest;\n bool is_tight_loop;\n bool short_circuit;\n+ bool ieee_fp_extension;\n bool read_after_write;\n bool has_hvx_overlap;\n TCGv new_value[TOTAL_PER_THREAD_REGS];\ndiff --git a/target/hexagon/attribs_def.h.inc b/target/hexagon/attribs_def.h.inc\nindex 9e3a05f882..c85cd5d17c 100644\n--- a/target/hexagon/attribs_def.h.inc\n+++ b/target/hexagon/attribs_def.h.inc\n@@ -173,5 +173,8 @@ DEF_ATTRIB(NOTE_SHIFT_RESOURCE, \"Uses the HVX shift resource.\", \"\", \"\")\n DEF_ATTRIB(RESTRICT_NOSLOT1_STORE, \"Packet must not have slot 1 store\", \"\", \"\")\n DEF_ATTRIB(RESTRICT_LATEPRED, \"Predicate can not be used as a .new.\", \"\", \"\")\n \n+/* HVX IEEE FP extension attributes */\n+DEF_ATTRIB(HVX_IEEE_FP, \"HVX IEEE FP extension instruction\", \"\", \"\")\n+\n /* Keep this as the last attribute: */\n DEF_ATTRIB(ZZ_LASTATTRIB, \"Last attribute in the file\", \"\", \"\")\ndiff --git a/target/hexagon/cpu.c b/target/hexagon/cpu.c\nindex ffd14bb467..8b72a5d3c8 100644\n--- a/target/hexagon/cpu.c\n+++ b/target/hexagon/cpu.c\n@@ -54,6 +54,7 @@ static const Property hexagon_cpu_properties[] = {\n DEFINE_PROP_UNSIGNED(\"lldb-stack-adjust\", HexagonCPU, lldb_stack_adjust, 0,\n qdev_prop_uint32, target_ulong),\n DEFINE_PROP_BOOL(\"short-circuit\", HexagonCPU, short_circuit, true),\n+ DEFINE_PROP_BOOL(\"ieee-fp\", HexagonCPU, ieee_fp_extension, true),\n };\n \n const char * const hexagon_regnames[TOTAL_PER_THREAD_REGS] = {\ndiff --git a/target/hexagon/translate.c b/target/hexagon/translate.c\nindex 633401451d..fa8f615a9e 100644\n--- a/target/hexagon/translate.c\n+++ b/target/hexagon/translate.c\n@@ -988,6 +988,7 @@ static void hexagon_tr_init_disas_context(DisasContextBase *dcbase,\n ctx->branch_cond = TCG_COND_NEVER;\n ctx->is_tight_loop = FIELD_EX32(hex_flags, TB_FLAGS, IS_TIGHT_LOOP);\n ctx->short_circuit = hex_cpu->short_circuit;\n+ ctx->ieee_fp_extension = hex_cpu->ieee_fp_extension;\n }\n \n static void hexagon_tr_tb_start(DisasContextBase *db, CPUState *cpu)\ndiff --git a/target/hexagon/gen_tcg_funcs.py b/target/hexagon/gen_tcg_funcs.py\nindex 87b7f10d7f..b752ec883c 100755\n--- a/target/hexagon/gen_tcg_funcs.py\n+++ b/target/hexagon/gen_tcg_funcs.py\n@@ -22,6 +22,14 @@\n import string\n import hex_common\n \n+def gen_disabled_ieee_insn(f, tag, regs):\n+ f.write(\" if (!ctx->ieee_fp_extension) {\\n\")\n+ for regtype, regid in regs:\n+ reg = hex_common.get_register(tag, regtype, regid)\n+ if reg.is_hvx_reg() and reg.is_written():\n+ reg.gen_zero(f)\n+ f.write(\" return;\\n\")\n+ f.write(\" }\\n\")\n \n ##\n ## Generate the TCG code to call the helper\n@@ -62,6 +70,9 @@ def gen_tcg_func(f, tag, regs, imms):\n i = 1 if immlett.isupper() else 0\n f.write(f\" int {hex_common.imm_name(immlett)} = insn->immed[{i}];\\n\")\n \n+ if \"A_HVX_IEEE_FP\" in hex_common.attribdict[tag]:\n+ gen_disabled_ieee_insn(f, tag, regs)\n+\n if hex_common.is_idef_parser_enabled(tag):\n declared = []\n ## Handle registers\ndiff --git a/target/hexagon/hex_common.py b/target/hexagon/hex_common.py\nindex c0e9f26aeb..32a61505ce 100755\n--- a/target/hexagon/hex_common.py\n+++ b/target/hexagon/hex_common.py\n@@ -723,6 +723,11 @@ def decl_tcg(self, f, tag, regno):\n TCGv_ptr {self.reg_tcg()} = tcg_temp_new_ptr();\n tcg_gen_addi_ptr({self.reg_tcg()}, tcg_env, {self.hvx_off()});\n \"\"\"))\n+ def gen_zero(self, f):\n+ f.write(code_fmt(f\"\"\"\\\n+ tcg_gen_gvec_dup_imm(MO_64, {self.hvx_off()},\n+ sizeof(MMVector), sizeof(MMVector), 0);\n+ \"\"\"))\n def gen_write(self, f, tag):\n pass\n def helper_hvx_desc(self, f):\n@@ -789,6 +794,11 @@ def decl_tcg(self, f, tag, regno):\n TCGv_ptr {self.reg_tcg()} = tcg_temp_new_ptr();\n tcg_gen_addi_ptr({self.reg_tcg()}, tcg_env, {self.hvx_off()});\n \"\"\"))\n+ def gen_zero(self, f):\n+ f.write(code_fmt(f\"\"\"\\\n+ tcg_gen_gvec_dup_imm(MO_64, {self.hvx_off()},\n+ sizeof(MMVector), sizeof(MMVector), 0);\n+ \"\"\"))\n def gen_write(self, f, tag):\n pass\n def helper_hvx_desc(self, f):\n@@ -821,6 +831,11 @@ def decl_tcg(self, f, tag, regno):\n vreg_src_off(ctx, {self.reg_num}),\n sizeof(MMVector), sizeof(MMVector));\n \"\"\"))\n+ def gen_zero(self, f):\n+ f.write(code_fmt(f\"\"\"\\\n+ tcg_gen_gvec_dup_imm(MO_64, {self.hvx_off()},\n+ sizeof(MMVector), sizeof(MMVector), 0);\n+ \"\"\"))\n def gen_write(self, f, tag):\n f.write(code_fmt(f\"\"\"\\\n gen_vreg_write(ctx, {self.hvx_off()}, {self.reg_num},\n@@ -854,6 +869,11 @@ def decl_tcg(self, f, tag, regno):\n TCGv_ptr {self.reg_tcg()} = tcg_temp_new_ptr();\n tcg_gen_addi_ptr({self.reg_tcg()}, tcg_env, {self.hvx_off()});\n \"\"\"))\n+ def gen_zero(self, f):\n+ f.write(code_fmt(f\"\"\"\\\n+ tcg_gen_gvec_dup_imm(MO_64, {self.hvx_off()},\n+ sizeof(MMVectorPair), sizeof(MMVectorPair), 0);\n+ \"\"\"))\n def gen_write(self, f, tag):\n pass\n def helper_hvx_desc(self, f):\n@@ -913,6 +933,11 @@ def decl_tcg(self, f, tag, regno):\n TCGv_ptr {self.reg_tcg()} = tcg_temp_new_ptr();\n tcg_gen_addi_ptr({self.reg_tcg()}, tcg_env, {self.hvx_off()});\n \"\"\"))\n+ def gen_zero(self, f):\n+ f.write(code_fmt(f\"\"\"\\\n+ tcg_gen_gvec_dup_imm(MO_64, {self.hvx_off()},\n+ sizeof(MMVectorPair), sizeof(MMVectorPair), 0);\n+ \"\"\"))\n def gen_write(self, f, tag):\n f.write(code_fmt(f\"\"\"\\\n gen_vreg_write_pair(ctx, {self.hvx_off()}, {self.reg_num},\n@@ -946,6 +971,11 @@ def decl_tcg(self, f, tag, regno):\n TCGv_ptr {self.reg_tcg()} = tcg_temp_new_ptr();\n tcg_gen_addi_ptr({self.reg_tcg()}, tcg_env, {self.hvx_off()});\n \"\"\"))\n+ def gen_zero(self, f):\n+ f.write(code_fmt(f\"\"\"\\\n+ tcg_gen_gvec_dup_imm(MO_64, {self.hvx_off()},\n+ sizeof(MMQReg), sizeof(MMQReg), 0);\n+ \"\"\"))\n def gen_write(self, f, tag):\n pass\n def helper_hvx_desc(self, f):\n@@ -993,6 +1023,11 @@ def decl_tcg(self, f, tag, regno):\n TCGv_ptr {self.reg_tcg()} = tcg_temp_new_ptr();\n tcg_gen_addi_ptr({self.reg_tcg()}, tcg_env, {self.hvx_off()});\n \"\"\"))\n+ def gen_zero(self, f):\n+ f.write(code_fmt(f\"\"\"\\\n+ tcg_gen_gvec_dup_imm(MO_64, {self.hvx_off()},\n+ sizeof(MMQReg), sizeof(MMQReg), 0);\n+ \"\"\"))\n def gen_write(self, f, tag):\n pass\n def helper_hvx_desc(self, f):\n","prefixes":["v3","03/16"]}