{"id":2219411,"url":"http://patchwork.ozlabs.org/api/1.0/patches/2219411/?format=json","project":{"id":46,"url":"http://patchwork.ozlabs.org/api/1.0/projects/46/?format=json","name":"Intel Wired Ethernet development","link_name":"intel-wired-lan","list_id":"intel-wired-lan.osuosl.org","list_email":"intel-wired-lan@osuosl.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260402230626.3826719-2-grzegorz.nitka@intel.com>","date":"2026-04-02T23:06:19","name":"[v5,net-next,1/8] dpll: add new DPLL type for transmit clock (TXC) usage","commit_ref":null,"pull_url":null,"state":"handled-elsewhere","archived":false,"hash":"c799b3e36f5ad318cbacf048a4e2341f7804ed00","submitter":{"id":82711,"url":"http://patchwork.ozlabs.org/api/1.0/people/82711/?format=json","name":"Grzegorz Nitka","email":"grzegorz.nitka@intel.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/intel-wired-lan/patch/20260402230626.3826719-2-grzegorz.nitka@intel.com/mbox/","series":[{"id":498564,"url":"http://patchwork.ozlabs.org/api/1.0/series/498564/?format=json","date":"2026-04-02T23:06:18","name":"dpll/ice: Add TXC DPLL type and full TX reference clock control for E825","version":5,"mbox":"http://patchwork.ozlabs.org/series/498564/mbox/"}],"check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2219411/checks/","tags":{},"headers":{"Return-Path":"","X-Original-To":["incoming@patchwork.ozlabs.org","intel-wired-lan@lists.osuosl.org"],"Delivered-To":["patchwork-incoming@legolas.ozlabs.org","intel-wired-lan@lists.osuosl.org"],"Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=osuosl.org header.i=@osuosl.org header.a=rsa-sha256\n header.s=default header.b=eNZ32TfJ;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=osuosl.org\n (client-ip=140.211.166.137; helo=smtp4.osuosl.org;\n envelope-from=intel-wired-lan-bounces@osuosl.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from smtp4.osuosl.org (smtp4.osuosl.org [140.211.166.137])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fmyJ11x0Rz1yCs\n\tfor ; Fri, 03 Apr 2026 10:10:25 +1100 (AEDT)","from localhost (localhost [127.0.0.1])\n\tby smtp4.osuosl.org (Postfix) with ESMTP id 4110940510;\n\tThu, 2 Apr 2026 23:10:23 +0000 (UTC)","from smtp4.osuosl.org ([127.0.0.1])\n by localhost (smtp4.osuosl.org [127.0.0.1]) (amavis, port 10024) with ESMTP\n id rlXIMf6CQzr8; Thu, 2 Apr 2026 23:10:21 +0000 (UTC)","from lists1.osuosl.org (lists1.osuosl.org [140.211.166.142])\n\tby smtp4.osuosl.org (Postfix) with ESMTP id 54B41403EB;\n\tThu, 2 Apr 2026 23:10:21 +0000 (UTC)","from smtp3.osuosl.org (smtp3.osuosl.org [IPv6:2605:bc80:3010::136])\n by lists1.osuosl.org (Postfix) with ESMTP id F41A82CC\n for ; Thu, 2 Apr 2026 23:10:19 +0000 (UTC)","from localhost (localhost [127.0.0.1])\n by smtp3.osuosl.org (Postfix) with ESMTP id D92A3606CA\n for ; Thu, 2 Apr 2026 23:10:19 +0000 (UTC)","from smtp3.osuosl.org ([127.0.0.1])\n by localhost (smtp3.osuosl.org [127.0.0.1]) (amavis, port 10024) with ESMTP\n id xMODYeBwaP6o for ;\n Thu, 2 Apr 2026 23:10:19 +0000 (UTC)","from mgamail.intel.com (mgamail.intel.com [198.175.65.19])\n by smtp3.osuosl.org (Postfix) with ESMTPS id C9EBF605CE\n for ; Thu, 2 Apr 2026 23:10:18 +0000 (UTC)","from orviesa008.jf.intel.com ([10.64.159.148])\n by orvoesa111.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 02 Apr 2026 16:10:18 -0700","from gklab-003-001.igk.intel.com ([10.91.173.48])\n by orviesa008.jf.intel.com with ESMTP; 02 Apr 2026 16:10:14 -0700"],"X-Virus-Scanned":["amavis at osuosl.org","amavis at osuosl.org"],"X-Comment":"SPF check N/A for local connections - client-ip=140.211.166.142;\n helo=lists1.osuosl.org; envelope-from=intel-wired-lan-bounces@osuosl.org;\n receiver= ","DKIM-Filter":["OpenDKIM Filter v2.11.0 smtp4.osuosl.org 54B41403EB","OpenDKIM Filter v2.11.0 smtp3.osuosl.org C9EBF605CE"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=osuosl.org;\n\ts=default; t=1775171421;\n\tbh=tRmyZ4Aa8cDa7qvEl6tnZtb4W8ctKZYXHkxtKUVnDek=;\n\th=From:To:Date:In-Reply-To:References:Subject:List-Id:\n\t List-Unsubscribe:List-Archive:List-Post:List-Help:List-Subscribe:\n\t Cc:From;\n\tb=eNZ32TfJa3lYpRwHS6GgF2oPfOZG0GmQ7GQ2nM/rk0pEjJBwHW/ndCvTj2+Xm0OHX\n\t /XFISIFhTBQAnJf6Z8M9Rci7t2aubZ4+ZShusImfDt7cXbEwFxl3ddKRt+TmTDfoBX\n\t D2JfRRyYHP54Cp6GpJ3Ysw/hmZRi11DLJgkDiTEfou0jYs7nPi5f1L6LUsNoThUR7X\n\t /C8eJyD6sDvWRPjC9ID5OisQZvTGBJu+lg/ijMYR8FT18YbvpKRKxPcmg63Ck4BFU/\n\t RzRv83iUWUdtEbmEawndw9xBVHfsxtz7eAfC0wp9blnWdt1ITV+/8w4LoPXdItqfk6\n\t 1raUd30MgYx1Q==","Received-SPF":"Pass (mailfrom) identity=mailfrom; client-ip=198.175.65.19;\n helo=mgamail.intel.com; envelope-from=grzegorz.nitka@intel.com;\n receiver=","DMARC-Filter":"OpenDMARC Filter v1.4.2 smtp3.osuosl.org C9EBF605CE","X-CSE-ConnectionGUID":["/fWylC2gQ36iVkWRIJWeUA==","5WyODcubTU6s79Wyv3fKTg=="],"X-CSE-MsgGUID":["hEwfxhONRGKUSKdm7fQE2Q==","gVtNGIlZTQa+NfT6oCtJaw=="],"X-IronPort-AV":["E=McAfee;i=\"6800,10657,11747\"; a=\"76123051\"","E=Sophos;i=\"6.23,156,1770624000\"; d=\"scan'208\";a=\"76123051\"","E=Sophos;i=\"6.23,156,1770624000\"; d=\"scan'208\";a=\"227044415\""],"X-ExtLoop1":"1","From":"Grzegorz Nitka ","To":"netdev@vger.kernel.org","Date":"Fri, 3 Apr 2026 01:06:19 +0200","Message-Id":"<20260402230626.3826719-2-grzegorz.nitka@intel.com>","X-Mailer":"git-send-email 2.39.3","In-Reply-To":"<20260402230626.3826719-1-grzegorz.nitka@intel.com>","References":"<20260402230626.3826719-1-grzegorz.nitka@intel.com>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","X-Mailman-Original-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/simple;\n d=intel.com; i=@intel.com; q=dns/txt; s=Intel;\n t=1775171419; x=1806707419;\n h=from:to:cc:subject:date:message-id:in-reply-to:\n references:mime-version:content-transfer-encoding;\n bh=h6SdAt8V/8U61Dau5TYRbsrbBcUy7opyRgE4IDMhs3o=;\n b=Uzs2nMFYa35qot0II5aqOx25OsamZDgbfBWBL765LtTL5I41INqnyd16\n pUjQgLvfxM6+rYoYe3OX/5Pt2KeuCToApEwcpodsZnFvG4SSiF3gO1tI/\n e3P2msY0m0Fb64EIV30wngCxO3EX6kWL2Y5zjjekwk418dgdRv6R6Slxq\n aF/5OZAPXJa+n5hXfuWtx77SoUkeapTxvo4ABrTzR8hYZ3L8CuiOfb1wz\n zhOxwWndt1B7ZQBCCa4/aDl8VBjSZsTvAnwVl6jPlXxXD+XB89roZQ9fv\n f++J8/lXrh3hAYQ0AuZXPADaogPYuvDBLz5mEcuuilZ0SOhfDqtobLkTa\n g==;","X-Mailman-Original-Authentication-Results":["smtp3.osuosl.org;\n dmarc=pass (p=none dis=none)\n header.from=intel.com","smtp3.osuosl.org;\n dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com\n header.a=rsa-sha256 header.s=Intel header.b=Uzs2nMFY"],"Subject":"[Intel-wired-lan] [PATCH v5 net-next 1/8] dpll: add new DPLL type\n for transmit clock (TXC) usage","X-BeenThere":"intel-wired-lan@osuosl.org","X-Mailman-Version":"2.1.30","Precedence":"list","List-Id":"Intel Wired Ethernet Linux Kernel Driver Development\n ","List-Unsubscribe":",\n ","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n ","Cc":"ivecera@redhat.com, vadim.fedorenko@linux.dev, kuba@kernel.org,\n jiri@resnulli.us, edumazet@google.com, przemyslaw.kitszel@intel.com,\n richardcochran@gmail.com, donald.hunter@gmail.com,\n linux-kernel@vger.kernel.org, arkadiusz.kubalewski@intel.com,\n Aleksandr Loktionov , andrew+netdev@lunn.ch,\n intel-wired-lan@lists.osuosl.org, horms@kernel.org,\n Prathosh.Satish@microchip.com, anthony.l.nguyen@intel.com, pabeni@redhat.com,\n davem@davemloft.net, Jiri Pirko ","Errors-To":"intel-wired-lan-bounces@osuosl.org","Sender":"\"Intel-wired-lan\" "},"content":"Extend the DPLL subsystem with a new DPLL type, DPLL_TYPE_TXC,\nrepresenting devices that drive a transmit reference clock. Certain\nPHYs, MACs and SerDes blocks use a dedicated TX reference clock for\nlink operation, and this clock domain is distinct from PPS- and\nEEC-driven synchronization sources. Defining a dedicated type allows\nuser space and drivers to correctly classify and configure DPLLs\nintended for TX clock generation.\n\nThe corresponding netlink specification is updated to expose \"txc\".\n\nReviewed-by: Jiri Pirko \nReviewed-by: Arkadiusz Kubalewski \nReviewed-by: Aleksandr Loktionov \nSigned-off-by: Grzegorz Nitka \n---\n Documentation/netlink/specs/dpll.yaml | 3 +++\n drivers/dpll/dpll_nl.c | 2 +-\n include/uapi/linux/dpll.h | 2 ++\n 3 files changed, 6 insertions(+), 1 deletion(-)","diff":"diff --git a/Documentation/netlink/specs/dpll.yaml b/Documentation/netlink/specs/dpll.yaml\nindex 3dd48a32f783..2a2ee37a1fc0 100644\n--- a/Documentation/netlink/specs/dpll.yaml\n+++ b/Documentation/netlink/specs/dpll.yaml\n@@ -138,6 +138,9 @@ definitions:\n -\n name: eec\n doc: dpll drives the Ethernet Equipment Clock\n+ -\n+ name: txc\n+ doc: dpll drives Tx reference clock\n render-max: true\n -\n type: enum\ndiff --git a/drivers/dpll/dpll_nl.c b/drivers/dpll/dpll_nl.c\nindex a2b22d492114..4182bdbb6dbb 100644\n--- a/drivers/dpll/dpll_nl.c\n+++ b/drivers/dpll/dpll_nl.c\n@@ -34,7 +34,7 @@ const struct nla_policy dpll_reference_sync_nl_policy[DPLL_A_PIN_STATE + 1] = {\n static const struct nla_policy dpll_device_id_get_nl_policy[DPLL_A_TYPE + 1] = {\n \t[DPLL_A_MODULE_NAME] = { .type = NLA_NUL_STRING, },\n \t[DPLL_A_CLOCK_ID] = { .type = NLA_U64, },\n-\t[DPLL_A_TYPE] = NLA_POLICY_RANGE(NLA_U32, 1, 2),\n+\t[DPLL_A_TYPE] = NLA_POLICY_RANGE(NLA_U32, 1, 3),\n };\n \n /* DPLL_CMD_DEVICE_GET - do */\ndiff --git a/include/uapi/linux/dpll.h b/include/uapi/linux/dpll.h\nindex de0005f28e5c..8f6db5d5bf0c 100644\n--- a/include/uapi/linux/dpll.h\n+++ b/include/uapi/linux/dpll.h\n@@ -109,10 +109,12 @@ enum dpll_clock_quality_level {\n * enum dpll_type - type of dpll, valid values for DPLL_A_TYPE attribute\n * @DPLL_TYPE_PPS: dpll produces Pulse-Per-Second signal\n * @DPLL_TYPE_EEC: dpll drives the Ethernet Equipment Clock\n+ * @DPLL_TYPE_TXC: dpll drives Tx reference clock\n */\n enum dpll_type {\n \tDPLL_TYPE_PPS = 1,\n \tDPLL_TYPE_EEC,\n+\tDPLL_TYPE_TXC,\n \n \t/* private: */\n \t__DPLL_TYPE_MAX,\n","prefixes":["v5","net-next","1/8"]}