{"id":2198312,"url":"http://patchwork.ozlabs.org/api/1.0/patches/2198312/?format=json","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.0/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260219191955.83815-18-philmd@linaro.org>","date":"2026-02-19T19:19:19","name":"[v2,17/50] target/sparc: Remove MonitorDef register entries available via gdbstub","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"e9b24e3864b46e90702e3ce68802ed8c77f5b006","submitter":{"id":85046,"url":"http://patchwork.ozlabs.org/api/1.0/people/85046/?format=json","name":"Philippe Mathieu-Daudé","email":"philmd@linaro.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260219191955.83815-18-philmd@linaro.org/mbox/","series":[{"id":492715,"url":"http://patchwork.ozlabs.org/api/1.0/series/492715/?format=json","date":"2026-02-19T19:19:03","name":"gdbstub: Build once on various targets (single-binary)","version":2,"mbox":"http://patchwork.ozlabs.org/series/492715/mbox/"}],"check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2198312/checks/","tags":{},"headers":{"Return-Path":"<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=Ax/pqDxk;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists.gnu.org (lists.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fH3Ff6z2Zz1xxd\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 20 Feb 2026 06:23:34 +1100 (AEDT)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1vt9cI-000425-9F; Thu, 19 Feb 2026 14:23:15 -0500","from eggs.gnu.org ([2001:470:142:3::10])\n by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <philmd@linaro.org>) id 1vt9bC-0002lV-7z\n for qemu-devel@nongnu.org; Thu, 19 Feb 2026 14:22:08 -0500","from mail-wm1-x32c.google.com ([2a00:1450:4864:20::32c])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <philmd@linaro.org>) id 1vt9b8-00089P-Po\n for qemu-devel@nongnu.org; Thu, 19 Feb 2026 14:22:05 -0500","by mail-wm1-x32c.google.com with SMTP id\n 5b1f17b1804b1-48069a48629so13215245e9.0\n for <qemu-devel@nongnu.org>; Thu, 19 Feb 2026 11:22:01 -0800 (PST)","from localhost.localdomain (88-187-86-199.subs.proxad.net.\n [88.187.86.199]) by smtp.gmail.com with ESMTPSA id\n 5b1f17b1804b1-483a31ff4d7sm22156645e9.15.2026.02.19.11.21.59\n (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256);\n Thu, 19 Feb 2026 11:21:59 -0800 (PST)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1771528920; x=1772133720; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=z4b7EKIXUxIIWUL8kF3shWPR4w8ejLWmhqz7rlqrrl8=;\n b=Ax/pqDxk48lkk1acsFj4LAVE/3O0I44CzFPYePBCsDH14stIZ9V7/4YlQ4hyNy6PdT\n JUgVD+K+Ah2cKfGjvHr7/STK1X/PtHHohyjEUJR94ipQkZDpKfDB0FPr2CkeKmfqBoV0\n jQSQzFWG46TKOvLhvvAdaTZ7mMVWcrLxv7WLLlC9gk48usHs2EgqvZxUR/XOrtrZC4II\n ph9qKM03Dli/KZqxHmFr9LC4Z5yyS+rdsQe4FKMpiO6joVQuJLEWrUOzCI5dSGNfVDxl\n 0S+YuebkOsZu32zswrdRTQG+9n8mmI6mmJG1ih2M0+LCOf9brQvTr2WcufNkrvspbQsg\n gZZQ==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20230601; t=1771528920; x=1772133720;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=z4b7EKIXUxIIWUL8kF3shWPR4w8ejLWmhqz7rlqrrl8=;\n b=CVEDYfGjhmR05SSWuiQZHZINJJi9kfsPqqpiB2uK8c4sZyY9mGtOhQsQS3FzAVyoZ9\n JmTokmL8fjZkAPMGnyX/TVxc8Imwwr3mQErfMN+5urC+zQ8WepQsqxpoub5RX9V9y8De\n p7/+cKyvtR5ezWVb3fmUpGQYsU8dNbik2fTaaRzYryZzU28nV56WyzxIQV3MRi3vQeT9\n KwQJ7ZK5ExKg5oxskZYOCTus6MZBT/aLhVDxDE7fQgCTSSveoQGqghw9PD5cQ96GN2vC\n LzdoFvSB689s6SgHBWJDn4xlPatuD+CNPTNy7YFGVRoMCKmHe41TiA2534AsNVrpa6u2\n O0cw==","X-Gm-Message-State":"AOJu0YxjJ86sMBhPZHtgR1A3SwboD1oCxIPYbBY7+Rptm/VSvrfriBAZ\n /tZjnNudZH4DwYJQWXrMV0OZFqkLtT1Nean7rTrKjm/GpGDczOGtpHyjbv0v8nz8Oq+x3NfncoG\n q1OOK64sR6A==","X-Gm-Gg":"AZuq6aIcRmQXRaCklsirH2/zPDKCwRs4YZSkuFGU7XDZkxf2Gd6zn9OslNH55PB5+R+\n RJlCRpeQcFm8/JkODTDDMyHx1aKlSVTuzviSUg3Q3J/SNik/zqX9KXHGn+jCscyOv/5/qHyHLTp\n SQM2U2EcUg7SpHtjB+FQX/QWnj8j8mR2Z/3mj5/kwiV/pyeEAFdC+fQ/fUrn5eIxclalexLUPgS\n wT7Sqvm5uiLD6iOsSLx4ru8v2taSklqFwczRzb0tRjkivDqvgX/uv6TfRWIs5GmNZTYgFMmqlci\n gpTp04yZ1cAAuOqNolMlT0GRNvoXiR+mUoqcUhIJxmI5DNkn0eTdcZmg1d9ktPI0HKY+q5ANIIO\n cXx6KKVhXABZNR4SP1Ba/Ns6hi6e4pfPCckWwkevE20pq3/wOzNpnKDVRO0ltL0CzKTGBbr2ybn\n QlYKwNqPVrEUvR+b43b7k1nyzzQ0pnlEnSPJbRlMkOtW3NNZmjtAchQuiUy6qr9JgcTdCRxFev","X-Received":"by 2002:a05:600c:4e56:b0:480:20f1:7abd with SMTP id\n 5b1f17b1804b1-48373a58997mr405360645e9.31.1771528920276;\n Thu, 19 Feb 2026 11:22:00 -0800 (PST)","From":"=?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= <philmd@linaro.org>","To":"qemu-devel@nongnu.org","Cc":"Pierrick Bouvier <pierrick.bouvier@linaro.org>,\n Richard Henderson <richard.henderson@linaro.org>, qemu-s390x@nongnu.org,\n\t=?utf-8?q?Alex_Benn=C3=A9e?= <alex.bennee@linaro.org>, qemu-riscv@nongnu.org,\n qemu-ppc@nongnu.org,\n =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= <philmd@linaro.org>,\n Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk>,\n Artyom Tarasenko <atar4qemu@gmail.com>","Subject":"[PATCH v2 17/50] target/sparc: Remove MonitorDef register entries\n available via gdbstub","Date":"Thu, 19 Feb 2026 20:19:19 +0100","Message-ID":"<20260219191955.83815-18-philmd@linaro.org>","X-Mailer":"git-send-email 2.52.0","In-Reply-To":"<20260219191955.83815-1-philmd@linaro.org>","References":"<20260219191955.83815-1-philmd@linaro.org>","MIME-Version":"1.0","Content-Type":"text/plain; charset=UTF-8","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2a00:1450:4864:20::32c;\n envelope-from=philmd@linaro.org; helo=mail-wm1-x32c.google.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development <qemu-devel.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>","List-Archive":"<https://lists.nongnu.org/archive/html/qemu-devel>","List-Post":"<mailto:qemu-devel@nongnu.org>","List-Help":"<mailto:qemu-devel-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"All these registers are already provided by via gdbstub parsed XML\nand handler by the gdb_get_register() helper in the monitor/hmp.c\nfile. Remove as now unreachable code.\n\nSigned-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>\n---\n target/sparc/monitor.c | 107 -----------------------------------------\n 1 file changed, 107 deletions(-)","diff":"diff --git a/target/sparc/monitor.c b/target/sparc/monitor.c\nindex 73f15aa272d..a60671a60a4 100644\n--- a/target/sparc/monitor.c\n+++ b/target/sparc/monitor.c\n@@ -39,114 +39,8 @@ void hmp_info_tlb(Monitor *mon, const QDict *qdict)\n     dump_mmu(env1);\n }\n \n-#ifndef TARGET_SPARC64\n-static target_long monitor_get_psr(Monitor *mon, const struct MonitorDef *md,\n-                                   int val)\n-{\n-    CPUArchState *env = mon_get_cpu_env(mon);\n-\n-    return cpu_get_psr(env);\n-}\n-#endif\n-\n-static target_long monitor_get_reg(Monitor *mon, const struct MonitorDef *md,\n-                                   int val)\n-{\n-    CPUArchState *env = mon_get_cpu_env(mon);\n-    return env->regwptr[val];\n-}\n-\n const MonitorDef monitor_defs[] = {\n-    { \"g0\", offsetof(CPUSPARCState, gregs[0]) },\n-    { \"g1\", offsetof(CPUSPARCState, gregs[1]) },\n-    { \"g2\", offsetof(CPUSPARCState, gregs[2]) },\n-    { \"g3\", offsetof(CPUSPARCState, gregs[3]) },\n-    { \"g4\", offsetof(CPUSPARCState, gregs[4]) },\n-    { \"g5\", offsetof(CPUSPARCState, gregs[5]) },\n-    { \"g6\", offsetof(CPUSPARCState, gregs[6]) },\n-    { \"g7\", offsetof(CPUSPARCState, gregs[7]) },\n-    { \"o0\", 0, monitor_get_reg },\n-    { \"o1\", 1, monitor_get_reg },\n-    { \"o2\", 2, monitor_get_reg },\n-    { \"o3\", 3, monitor_get_reg },\n-    { \"o4\", 4, monitor_get_reg },\n-    { \"o5\", 5, monitor_get_reg },\n-    { \"o6\", 6, monitor_get_reg },\n-    { \"o7\", 7, monitor_get_reg },\n-    { \"l0\", 8, monitor_get_reg },\n-    { \"l1\", 9, monitor_get_reg },\n-    { \"l2\", 10, monitor_get_reg },\n-    { \"l3\", 11, monitor_get_reg },\n-    { \"l4\", 12, monitor_get_reg },\n-    { \"l5\", 13, monitor_get_reg },\n-    { \"l6\", 14, monitor_get_reg },\n-    { \"l7\", 15, monitor_get_reg },\n-    { \"i0\", 16, monitor_get_reg },\n-    { \"i1\", 17, monitor_get_reg },\n-    { \"i2\", 18, monitor_get_reg },\n-    { \"i3\", 19, monitor_get_reg },\n-    { \"i4\", 20, monitor_get_reg },\n-    { \"i5\", 21, monitor_get_reg },\n-    { \"i6\", 22, monitor_get_reg },\n-    { \"i7\", 23, monitor_get_reg },\n-    { \"pc\", offsetof(CPUSPARCState, pc) },\n-    { \"npc\", offsetof(CPUSPARCState, npc) },\n-    { \"y\", offsetof(CPUSPARCState, y) },\n-#ifndef TARGET_SPARC64\n-    { \"psr\", 0, &monitor_get_psr, },\n-    { \"wim\", offsetof(CPUSPARCState, wim) },\n-#endif\n-    { \"tbr\", offsetof(CPUSPARCState, tbr) },\n-    { \"fsr\", offsetof(CPUSPARCState, fsr) },\n-    { \"f0\", offsetof(CPUSPARCState, fpr[0].l.upper) },\n-    { \"f1\", offsetof(CPUSPARCState, fpr[0].l.lower) },\n-    { \"f2\", offsetof(CPUSPARCState, fpr[1].l.upper) },\n-    { \"f3\", offsetof(CPUSPARCState, fpr[1].l.lower) },\n-    { \"f4\", offsetof(CPUSPARCState, fpr[2].l.upper) },\n-    { \"f5\", offsetof(CPUSPARCState, fpr[2].l.lower) },\n-    { \"f6\", offsetof(CPUSPARCState, fpr[3].l.upper) },\n-    { \"f7\", offsetof(CPUSPARCState, fpr[3].l.lower) },\n-    { \"f8\", offsetof(CPUSPARCState, fpr[4].l.upper) },\n-    { \"f9\", offsetof(CPUSPARCState, fpr[4].l.lower) },\n-    { \"f10\", offsetof(CPUSPARCState, fpr[5].l.upper) },\n-    { \"f11\", offsetof(CPUSPARCState, fpr[5].l.lower) },\n-    { \"f12\", offsetof(CPUSPARCState, fpr[6].l.upper) },\n-    { \"f13\", offsetof(CPUSPARCState, fpr[6].l.lower) },\n-    { \"f14\", offsetof(CPUSPARCState, fpr[7].l.upper) },\n-    { \"f15\", offsetof(CPUSPARCState, fpr[7].l.lower) },\n-    { \"f16\", offsetof(CPUSPARCState, fpr[8].l.upper) },\n-    { \"f17\", offsetof(CPUSPARCState, fpr[8].l.lower) },\n-    { \"f18\", offsetof(CPUSPARCState, fpr[9].l.upper) },\n-    { \"f19\", offsetof(CPUSPARCState, fpr[9].l.lower) },\n-    { \"f20\", offsetof(CPUSPARCState, fpr[10].l.upper) },\n-    { \"f21\", offsetof(CPUSPARCState, fpr[10].l.lower) },\n-    { \"f22\", offsetof(CPUSPARCState, fpr[11].l.upper) },\n-    { \"f23\", offsetof(CPUSPARCState, fpr[11].l.lower) },\n-    { \"f24\", offsetof(CPUSPARCState, fpr[12].l.upper) },\n-    { \"f25\", offsetof(CPUSPARCState, fpr[12].l.lower) },\n-    { \"f26\", offsetof(CPUSPARCState, fpr[13].l.upper) },\n-    { \"f27\", offsetof(CPUSPARCState, fpr[13].l.lower) },\n-    { \"f28\", offsetof(CPUSPARCState, fpr[14].l.upper) },\n-    { \"f29\", offsetof(CPUSPARCState, fpr[14].l.lower) },\n-    { \"f30\", offsetof(CPUSPARCState, fpr[15].l.upper) },\n-    { \"f31\", offsetof(CPUSPARCState, fpr[15].l.lower) },\n #ifdef TARGET_SPARC64\n-    { \"f32\", offsetof(CPUSPARCState, fpr[16]) },\n-    { \"f34\", offsetof(CPUSPARCState, fpr[17]) },\n-    { \"f36\", offsetof(CPUSPARCState, fpr[18]) },\n-    { \"f38\", offsetof(CPUSPARCState, fpr[19]) },\n-    { \"f40\", offsetof(CPUSPARCState, fpr[20]) },\n-    { \"f42\", offsetof(CPUSPARCState, fpr[21]) },\n-    { \"f44\", offsetof(CPUSPARCState, fpr[22]) },\n-    { \"f46\", offsetof(CPUSPARCState, fpr[23]) },\n-    { \"f48\", offsetof(CPUSPARCState, fpr[24]) },\n-    { \"f50\", offsetof(CPUSPARCState, fpr[25]) },\n-    { \"f52\", offsetof(CPUSPARCState, fpr[26]) },\n-    { \"f54\", offsetof(CPUSPARCState, fpr[27]) },\n-    { \"f56\", offsetof(CPUSPARCState, fpr[28]) },\n-    { \"f58\", offsetof(CPUSPARCState, fpr[29]) },\n-    { \"f60\", offsetof(CPUSPARCState, fpr[30]) },\n-    { \"f62\", offsetof(CPUSPARCState, fpr[31]) },\n     { \"asi\", offsetof(CPUSPARCState, asi) },\n     { \"pstate\", offsetof(CPUSPARCState, pstate) },\n     { \"cansave\", offsetof(CPUSPARCState, cansave) },\n@@ -154,7 +48,6 @@ const MonitorDef monitor_defs[] = {\n     { \"otherwin\", offsetof(CPUSPARCState, otherwin) },\n     { \"wstate\", offsetof(CPUSPARCState, wstate) },\n     { \"cleanwin\", offsetof(CPUSPARCState, cleanwin) },\n-    { \"fprs\", offsetof(CPUSPARCState, fprs), NULL, MD_I32 },\n #endif\n     { NULL },\n };\n","prefixes":["v2","17/50"]}