{"id":2198259,"url":"http://patchwork.ozlabs.org/api/1.0/patches/2198259/?format=json","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.0/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260219171810.602667-10-alex.bennee@linaro.org>","date":"2026-02-19T17:18:05","name":"[RFC,v2,09/14] target/tricore: move cpu_reset from tricore_cpu_realizefn","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"c4c194a2bbf8ad7eeeb10fa76ea380ceace40fd5","submitter":{"id":39532,"url":"http://patchwork.ozlabs.org/api/1.0/people/39532/?format=json","name":"Alex Bennée","email":"alex.bennee@linaro.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260219171810.602667-10-alex.bennee@linaro.org/mbox/","series":[{"id":492705,"url":"http://patchwork.ozlabs.org/api/1.0/series/492705/?format=json","date":"2026-02-19T17:17:57","name":"cpu_reset clean-ups for arm, alpha, mips, m68k and tricore","version":2,"mbox":"http://patchwork.ozlabs.org/series/492705/mbox/"}],"check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2198259/checks/","tags":{},"headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=cyTJHChA;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists.gnu.org (lists.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fH0WF2vwtz1xxQ\n\tfor ; Fri, 20 Feb 2026 04:20:09 +1100 (AEDT)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from )\n\tid 1vt7fV-0005QQ-13; Thu, 19 Feb 2026 12:18:25 -0500","from eggs.gnu.org ([2001:470:142:3::10])\n by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from )\n id 1vt7fQ-0005NG-Rz\n for qemu-devel@nongnu.org; Thu, 19 Feb 2026 12:18:21 -0500","from mail-ed1-x52e.google.com ([2a00:1450:4864:20::52e])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from )\n id 1vt7fP-0000Rf-9W\n for qemu-devel@nongnu.org; Thu, 19 Feb 2026 12:18:20 -0500","by mail-ed1-x52e.google.com with SMTP id\n 4fb4d7f45d1cf-65c0d2f5fe1so1880986a12.3\n for ; Thu, 19 Feb 2026 09:18:18 -0800 (PST)","from draig.lan ([185.124.0.126]) by smtp.gmail.com with ESMTPSA id\n 4fb4d7f45d1cf-65bad3e39bfsm4190716a12.22.2026.02.19.09.18.14\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Thu, 19 Feb 2026 09:18:15 -0800 (PST)","from draig.lan (localhost [IPv6:::1])\n by draig.lan (Postfix) with ESMTP id 534E35F8D3;\n Thu, 19 Feb 2026 17:18:11 +0000 (GMT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1771521498; x=1772126298; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=FPbEe6rl2yKmSfHI3D0ZBNoF06K4sgdbd3ruNGI9+Bw=;\n b=cyTJHChAA9BSydym/HDWkLwchNsFNwf8HrsxDyzqNViix6EQgr4kHtXCVMVMpOJdrU\n C9Du45n9FI3te4pFVuPozB6lnjYYh789yklfa+/2qJW7Y0Xq8Uc6oGK/HTtwQA5rqAc1\n PnPFqTOBMV6MJEZNpTlI8z+OjDEVy6p8bozx93sdPSId5q34TkE5shTMx+ChSG5g6I/4\n leGfF0eXJVBqXQSSUpgt7hPx7riSB/Gq1ga952D+XkiGpsViV8+MTNSxPJ8zAt3kTMM2\n Jspi6fuHCmgBIk3jSR4LZc0olvXFY8Jyj53OthUKifGXW62wceAj9DYRvftNjl8hItSJ\n RxcQ==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20230601; t=1771521498; x=1772126298;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=FPbEe6rl2yKmSfHI3D0ZBNoF06K4sgdbd3ruNGI9+Bw=;\n b=OnOOa2rglGyrP5q0K+JuUHcyEcEq5VYHzIpqC9XJazYSHmpBsKb/VTqnQy9s65JpwW\n +wvGk0AIqxNVXRhvnUaPCv2TSGhFZt7e7v13kGFi/57TzlLP/2/S6EvBffY1b+iKsktJ\n 155VgEbPytQJUb6KwXu3DZqiT0RNC8zDtP6sik/u4RlM7UUVVVAFaoKPJcUAPV40YlCi\n zSzaXNsFAcLIuW+3dMhGBw8HdCu79WGtvuoAmKtxs6vSc59QdRR+GG3SINEbAVFam5Ob\n N/7iHepptHRmQ8KgtkZBpshZvQA7N2MePptczr9C3D/osUaM2znYoNLhCAvQFN+D9wy9\n Ba7g==","X-Gm-Message-State":"AOJu0YyHn+houi7dU4yKZwy9Ufs/leSMEokr3LnqcVCmbXOQsnaPzqiA\n 4yGjbrH+lRcqVm7Ec0hj07D2kQgWzzuVfUVOj8daHFmsyw5Fq2yyiT93jSbp5zmGie0=","X-Gm-Gg":"AZuq6aIxzoweGJinI/uU3FHw6+gjeIfbBxpXaTxVIWpW2+igiAsbIy6Svgjr/oJ+ON+\n 53f0MM2/BouDLu3XAP4qrAqgqtWbLGAwQAND6IA0R7RYhT+FSj5sH3k5GwopTZ/b+cp7BNJYBrc\n B2Fliyjg/uJUkq7GC5xlfuWoVbttL6pWrlQXbLcHjXXqNqaTcQjFgZMk+O9/f3byaKZ7OQgvZsw\n j6+DdHXCOatggSAq9YG8rfNxStThuKwKX/yJ+3oxREmdm0106LAqgx3VlUAYblveTey29okOFP2\n aVc12VRyp0o2JemkaMVZR2OvfBb3+ImLQlw7a6WH26yB3EaJv+AkXyWUG+YSDCQBOyOEz3ptn4x\n X34gAgyHy1kEbu3uviXmkod7NjDlr42lflyb3tc0/DvqA62io6h+O4EAqm8h/1LWcXtkqAjHuMg\n 2kWTcNN1JmVsZTza6uCVXm0WKmP75Yd2dfvw==","X-Received":"by 2002:a05:6402:2787:b0:658:11c3:4221 with SMTP id\n 4fb4d7f45d1cf-65c76959b25mr3583625a12.7.1771521497211;\n Thu, 19 Feb 2026 09:18:17 -0800 (PST)","From":"=?utf-8?q?Alex_Benn=C3=A9e?= ","To":"qemu-devel@nongnu.org","Cc":"Yoshinori Sato , qemu-arm@nongnu.org,\n Laurent Vivier , Thomas Huth ,\n Marcel Apfelbaum ,\n Akihiko Odaki ,\n Aurelien Jarno ,\n Jim MacArthur ,\n Eduardo Habkost ,\n Peter Maydell ,\n Bastian Koppelmann , =?utf-8?q?Philippe_Mathieu-Da?=\n\t=?utf-8?q?ud=C3=A9?= ,\n Aleksandar Rikalo ,\n Richard Henderson ,\n Zhao Liu , Jiaxun Yang ,\n Yanan Wang ,\n =?utf-8?q?Alex_Benn=C3=A9e?= ","Subject":"[RFC PATCH v2 09/14] target/tricore: move cpu_reset from\n tricore_cpu_realizefn","Date":"Thu, 19 Feb 2026 17:18:05 +0000","Message-ID":"<20260219171810.602667-10-alex.bennee@linaro.org>","X-Mailer":"git-send-email 2.47.3","In-Reply-To":"<20260219171810.602667-1-alex.bennee@linaro.org>","References":"<20260219171810.602667-1-alex.bennee@linaro.org>","MIME-Version":"1.0","Content-Type":"text/plain; charset=UTF-8","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2a00:1450:4864:20::52e;\n envelope-from=alex.bennee@linaro.org; helo=mail-ed1-x52e.google.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development ","List-Unsubscribe":",\n ","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n ","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"Implement a proper cpu reset handler for tricore cpus.\n\nMessage-ID: <20260108143423.1378674-11-alex.bennee@linaro.org>\nSigned-off-by: Alex Bennée \n---\n target/tricore/cpu.c | 9 ++++++++-\n 1 file changed, 8 insertions(+), 1 deletion(-)","diff":"diff --git a/target/tricore/cpu.c b/target/tricore/cpu.c\nindex 04319e107ba..c3dda9f6a54 100644\n--- a/target/tricore/cpu.c\n+++ b/target/tricore/cpu.c\n@@ -24,6 +24,7 @@\n #include \"qemu/error-report.h\"\n #include \"tcg/debug-assert.h\"\n #include \"accel/tcg/cpu-ops.h\"\n+#include \"system/reset.h\"\n \n static inline void set_feature(CPUTriCoreState *env, int feature)\n {\n@@ -81,6 +82,12 @@ static void tricore_cpu_reset_hold(Object *obj, ResetType type)\n cpu_state_reset(cpu_env(cs));\n }\n \n+static void tricore_cpu_reset(void *opaque)\n+{\n+ CPUState *cs = opaque;\n+ cpu_reset(cs);\n+}\n+\n static bool tricore_cpu_has_work(CPUState *cs)\n {\n return true;\n@@ -120,8 +127,8 @@ static void tricore_cpu_realizefn(DeviceState *dev, Error **errp)\n if (tricore_has_feature(env, TRICORE_FEATURE_131)) {\n set_feature(env, TRICORE_FEATURE_13);\n }\n- cpu_reset(cs);\n qemu_init_vcpu(cs);\n+ qemu_register_reset(tricore_cpu_reset, cs);\n \n tcc->parent_realize(dev, errp);\n }\n","prefixes":["RFC","v2","09/14"]}